Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
1408Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
1238For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
1390Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
1246Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
1397Post New Infosys Interview Questions
What are the different workflow actions?
Where do you put javascript in html?
how can i crack the interview with the combination of B.tech and PGDM ?...what are the tips i should followed
How many regions are available in aws?
What is difference between excel and access?
What is a moderate comment?
What is the difference between active and passive filters?
hai anybody this srinivasareddy from polaris, if u don't mine can anybody send me meterial on clint server application
Explain raise keyword?
when the Transmission and Distribution network where is the "feeder" lines are located? and why should be used in T&D network.....
What is the full form of sp?
What is the relationship between xml namespaces and the xml 1.0 recommendation?
How can I define organization restriction?
Which bo tools can connect to hana system using a universe? : hana bi development
How 48-relay (incomplete sequence) functions?