Infosys VLSI Interview Questions Answers, Infosys Placement Papers, Infosys Technical, HR Interview Questions, Infosys Aptitude Test Questions, Infosys Campus Placements Exam Questions

Company Name Starts with ...

# A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Infosys VLSI Interview Questions

Questions Answers Views Company eMail

Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?

1208

Draw a 6-T SRAM Cell and explain the Read and Write operations

1343

Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

1721

You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other

1624

What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?

1429

Draw a CMOS Inverter. Explain its transfer characteristics

1235

How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?

1256

For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)

1355

For CMOS logic, give the various techniques you know to minimize power consumption

1463

What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus

1320

Draw the SRAM Write Circuitry

1253

Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram

1546

Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?

1356

For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD

1510

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.

1351

Post New Infosys VLSI Interview Questions

Infosys VLSI Interview Questions

Infosys VLSI Interview Questions (46)

Un-Answered Questions

What is the maximum size of array in java?

1034

How to developer selenium test cases?

995

Explain bdc?

819

What is constructor and its types?

1214

Are there any disadvantages of ruby on rails? If yes, mention them.

933

What are regular expression and responder chain in swift?

988

What is the use of features property under cucumber options tag?

619

What is blob and text in mysql?

1220

What is the best partition size for windows 10?

1057

What are types of j2ee clients?

1012

How are the various factors of production affected by global competition? Do we manage people any differently in a globally competitive environment?

2293

How to communicate between parent and child components?

900

What is the signature of a method?

974

What happens if number of reducers are 0?

509

You are a project manager for a new software development project. You have a few activities that require specialized testing. The testing might need to be repeated more than once. Which of the following do you choose? A. The Graphical Evaluation and Review Technique because it allows for conditional branching and looping for the testing activity B. The Critical Path Method because it allows for float time to be calculated for the testing activity C. The Program Evaluation and Review Technique because it allows for conditional branching and looping for the testing activity D. The Program Evaluation and Review Technique because it allows for a weighted average distribution, which will even out the time needed for the testing activity

926