Answer / balaji kalluri

LVs means LAyout versus schematic -method to check the
correctness of ur layout designed by cross checking with
netlist generated from schematic using the tool.
DRC means....??

Answer / nsharma

DRC means Design Rules Checker - a tool for verifying the
layout with the Physical layout design rules set so as to
make sure that none of the rules have been violated.

Answer / jelydonut

LVS is when the netlist (normally synthesized verilog) and
the physical layout (gdsii) match connections (ie cells and
wire connections match the physical layout).

DRC is when the physical layout is checked to make sure that
the layout of the part is manufacturable using the process
that the foundry is capable of. (ie if two metal wires are
too close together on the same layer, they may short during
the manufacturing process, affecting yield, just one of many
possible examples on this one)

Some of the other answers are right, but don't explain it well.

Answer / teja

LVS mean layout versus schematic.What it actually mean is, it compares between the layout.xp file which was been created from layout and the netlist of schematic.If any mismatch in the connections it will show errors.Now what is layout.xp is, first layout creates gds file through that gds file layout.xp file will be created(we can say this as netlist of layout)and comparision between them takes place while we run lvs..

DRC mean it is just design rules check.It checks complete layout if there are any violations in the layout with respect to the technology files (like spacings enclosers,widths,areas,endcaps ete etc) it will generate errors..

Answer / sivaranjini

DRC is a tool built into the layout editor.It is mainly
used to detect any design rule violations during and after
the mask layout design.

Answer / dyamanna.siddappa

LVS mean's layout versus schmetic.. compare to layout and
schmetic..
DRC mean's design rule check.. layer to layer between
distence in vlsi layout design

Answer / manjula

LVS IS LAYOUT VERSUS SCHEMATIC ,this is for the compare the
layout with schematic if any thing wrong connection in
layout you can find by using this lvs

DRC is Design Rule check this is using for the to check the
area of layer and distance between layers

Answer / anilb

LVS Means Layout versus schematic,,,To compare the Layout
and Spice SubCkt....
DRC Means Design Rule Check,,,,To check the connection and
for checking the Close Proximity

Answer / chandu

LVS -LAYOUT VERSUS SHEMATIC TEST WHICH COMES IN THE
STRACTURIAL DOMAIN IN WHICH WE WILL FIRST SHEMATIC THE
CIRCUT AND AFTER BY USING TOOLS WE WILL MAKE THE LAYOUT BY
COMAPARING THE BOTH THINGS JUST FOR SEEING WHEATHER ANY
MISTAKES IS THERE OR NOT ...........IT IS TESTING PROCESS

DRC-DESIGN RULE CHECK THESE USEDE TESTING THE LAYOUT DESIGN
AND FOR CHECKING THE CIRCUIT

Answer / kantha

LVS- LAYOUT VERSUS SHEMATIC TEST FROM NETLIST DESIGN
(NORMALLY MANUAL METHOD)
DRC-DESIGN RULE CHECK(EX SPICE TOOL WILL GENERATE ERRORS IF
YOUR DESIGN NOT MET THE STANDARD DESIGN RULES)

Different ways of implementing a comparator?

1 Answers   Intel,

Explain the working of Insights of an inverter ?

0 Answers   Intel,

Insights of a pass gate. Explain the working?

0 Answers   Intel,

Explain the Charge Sharing problem while sampling data from a Bus?

0 Answers  

what is the use of defpararm?

0 Answers  

Insights of a 2 input NOR gate. Explain the working?

1 Answers   Infosys, Intel,

Are you familiar with the term MESI?

1 Answers   Intel,

Why don?t we use just one NMOS or PMOS transistor as a transmission gate?

2 Answers   Infosys,

what is short Channel effect.

2 Answers  

Write a program to explain the comparator?

0 Answers  

Implement a 2 I/P and gate using Tran gates?

0 Answers   Intel,

Why do we need both PMOS and NMOS transistors to implement a pass gate?

3 Answers   INEL, Intel,