Answer Posted / kantha
LVS- LAYOUT VERSUS SHEMATIC TEST FROM NETLIST DESIGN
(NORMALLY MANUAL METHOD)
DRC-DESIGN RULE CHECK(EX SPICE TOOL WILL GENERATE ERRORS IF
YOUR DESIGN NOT MET THE STANDARD DESIGN RULES)
| Is This Answer Correct ? | 9 Yes | 16 No |
Post New Answer View All Answers
What does it mean “the channel is pinched off”?
Write a program to explain the comparator?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
what is Slack?
What types of CMOS memories have you designed? What were their size? Speed?
What is the function of tie-high and tie-low cells?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
Design an 8 is to 3 encoder using 4 is to encoder?
what is SCR (Silicon Controlled Rectifier)?
How logical gates are controlled by boolean logic?
Write a VLSI program that implements a toll booth controller?
what is the difference between the TTL chips and CMOS chips?
what is a sequential circuit?