Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / kantha
LVS- LAYOUT VERSUS SHEMATIC TEST FROM NETLIST DESIGN
(NORMALLY MANUAL METHOD)
DRC-DESIGN RULE CHECK(EX SPICE TOOL WILL GENERATE ERRORS IF
YOUR DESIGN NOT MET THE STANDARD DESIGN RULES)
| Is This Answer Correct ? | 9 Yes | 16 No |
Post New Answer View All Answers
How does Vbe and Ic change with temperature?
What is the difference between the mealy and moore state machine?
What is the critical path in a SRAM?
What types of high speed CMOS circuits have you designed?
What transistor level design tools are you proficient with? What types of designs were they used on?
What is the ideal input and output resistance of a current source?
Explain what is the use of defpararm?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Mention what are three regions of operation of mosfet and how are they used?
why is the number of gate inputs to CMOS gates usually limited to four?
What is Noise Margin? Explain the procedure to determine Noise Margin?
Cross section of a PMOS transistor?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
What is Body Effect?
What does the above code synthesize to?
