Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / jelydonut
LVS is when the netlist (normally synthesized verilog) and
the physical layout (gdsii) match connections (ie cells and
wire connections match the physical layout).
DRC is when the physical layout is checked to make sure that
the layout of the part is manufacturable using the process
that the foundry is capable of. (ie if two metal wires are
too close together on the same layer, they may short during
the manufacturing process, affecting yield, just one of many
possible examples on this one)
Some of the other answers are right, but don't explain it well.
| Is This Answer Correct ? | 48 Yes | 6 No |
Post New Answer View All Answers
What types of high speed CMOS circuits have you designed?
How can you construct both PMOS and NMOS on a single substrate?
Write a VLSI program that implements a toll booth controller?
what is multiplexer?
What is the function of chain reordering?
What is the main function of metastability in vsdl?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
Mention what are three regions of operation of mosfet and how are they used?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
what is the use of defpararm?
Give the cross-sectional diagram of the cmos.
Explain about 6-T XOR gate?
