Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / jelydonut
LVS is when the netlist (normally synthesized verilog) and
the physical layout (gdsii) match connections (ie cells and
wire connections match the physical layout).
DRC is when the physical layout is checked to make sure that
the layout of the part is manufacturable using the process
that the foundry is capable of. (ie if two metal wires are
too close together on the same layer, they may short during
the manufacturing process, affecting yield, just one of many
possible examples on this one)
Some of the other answers are right, but don't explain it well.
| Is This Answer Correct ? | 48 Yes | 6 No |
Post New Answer View All Answers
What are the different design techniques required to create a layout for digital circuits?
What is threshold voltage?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
How to improve these parameters? (Cascode topology, use long channel transistors)
6-T XOR gate?
How does a Bandgap Voltage reference work?
What is the critical path in a SRAM?
Draw a CMOS Inverter. Explain its transfer characteristics
Explain depletion region.
What transistor level design tools are you proficient with? What types of designs were they used on?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
How does Vbe and Ic change with temperature?
Design an 8 is to 3 encoder using 4 is to encoder?
what is the use of defpararm?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
