Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / manjula
LVS IS LAYOUT VERSUS SCHEMATIC ,this is for the compare the
layout with schematic if any thing wrong connection in
layout you can find by using this lvs
DRC is Design Rule check this is using for the to check the
area of layer and distance between layers
| Is This Answer Correct ? | 6 Yes | 9 No |
Post New Answer View All Answers
What types of high speed CMOS circuits have you designed?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
What is the main function of metastability in vsdl?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
What products have you designed which have entered high volume production?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
Explain how binary number can give a signal or convert into a digital signal?
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
Basic Stuff related to Perl?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
Explain the operation of a 6T-SRAM cell?
Explain the Various steps in Synthesis?
What is the function of chain reordering?
How binary number can give a signal or convert into a digital signal?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
