Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / manjula
LVS IS LAYOUT VERSUS SCHEMATIC ,this is for the compare the
layout with schematic if any thing wrong connection in
layout you can find by using this lvs
DRC is Design Rule check this is using for the to check the
area of layer and distance between layers
| Is This Answer Correct ? | 6 Yes | 9 No |
Post New Answer View All Answers
What are the different design techniques required to create a layout for digital circuits?
Explain the Various steps in Synthesis?
what is verilog?
What is the difference between synchronous and asynchronous reset?
Explain the operation of a 6T-SRAM cell?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
What are the steps involved in preventing the metastability?
Mention what are the two types of procedural blocks in Verilog?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
What products have you designed which have entered high volume production?
How can you model a SRAM at RTL Level?
Explain what is scr (silicon controlled rectifier)?
what is a sequential circuit?
What is the function of chain reordering?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
