Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


Advantages and disadvantages of Mealy and Moore?

Answers were Sorted based on User's Feedback



Advantages and disadvantages of Mealy and Moore?..

Answer / sudeep

Moore Model:-
1. Advantage of moore model is easy to code, it is
simplification of the design.
2. It leads to slower bcoz of clocking the output but leads
to stable ouput.
3. Moore will have more number of states compared to mealy.


Mealy Model:-
1. Mealy leads to reduction in number of states
2. Mealy is complicated compared Mooree.
3. Mealy is faster bcoz output will change as soon as input
changes, but it leads to asychronus outputs leading to
metastability.

Is This Answer Correct ?    55 Yes 15 No

Advantages and disadvantages of Mealy and Moore?..

Answer / akasaramanna

Mr.sudeep r u really knows the answer r not?
endibey badacow ne istamonchina answer isthava?
donganayala?proper ga answer thelistene pumpinchu lekapote
kinda,pina moosukoni kurcho.

Is This Answer Correct ?    16 Yes 31 No

Post New Answer

More VLSI Interview Questions

What types of high speed CMOS circuits have you designed?

0 Answers   Intel,


Describe the various effects of scaling?

0 Answers   Infosys,


Explain Custom Design Flow?

2 Answers   Intel,


What was your role in the silicon evaluation/product ramp? What tools did you use?

0 Answers   Intel,


Explain the operation of a 6T-SRAM cell?

0 Answers   Intel,


Explain the operation considering a two processor computer system with a cache for each processor.

0 Answers   Intel,


what is Latch up?How to avoid Latch up?

3 Answers  


Give the expression for calculating Delay in CMOS circuit?

1 Answers   Infosys,


Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

0 Answers   Infosys,


What are the different classification of the timing control?

0 Answers  


Draw the SRAM Write Circuitry

0 Answers   Infosys,


What is Body Effect?

0 Answers   CG CoreEL, Cisco, TA,


Categories