Differences between Signals and Variables in VHDL? If the
same code is written using Signals and Variables what does
it synthesize to?
Answer / seetharamukg
Signals updates a value after some "delta" time or at the
end of the process. But variable updates a value immediately.
Both variable and signals are synthesizable.
Designer should know hoe to use these 2 objects.
Ex: Signal usage
Library IEEE;
use IEEE.std_logic_1164.all;
entity xor_sig is
port (
A, B, C: in STD_LOGIC;
X, Y: out STD_LOGIC
);
end xor_sig;
architecture SIG_ARCH of xor_sig is
signal D: STD_LOGIC;
begin
SIG:process (A,B,C)
begin
D <= A; -- ignored !!
X <= C xor D;
D <= B; -- overrides !!
Y <= C xor D;
end process;
end SIG_ARCH;
Variable usage:
Library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
entity xor_var is
port (
A, B, C: in STD_LOGIC;
X, Y: out STD_LOGIC
);
end xor_var;
architecture VAR_ARCH of xor_var is
begin
VAR:process (A,B,C)
variable D: STD_LOGIC;
begin
D := A;
X <= C xor D;
D := B;
Y <= C xor D;
end process;
end VAR_ARCH;
Is This Answer Correct ? | 48 Yes | 9 No |
What does it mean “the channel is pinched off”?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
Cross section of a PMOS transistor?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
What r the phenomenon which come into play when the devices are scaled to the sub-micron lengths?
Write a VLSI program that implements a toll booth controller?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
Explain what is the depletion region?
Give the expression for CMOS switching power dissipation?
2 Answers Cypress Semiconductor,
Factors affecting Power Consumption on a chip?
Draw the Layout of an Inverter?
If not into production, how far did you follow the design and why did not you see it into production?