Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / dyamanna.siddappa
LVS mean's layout versus schmetic.. compare to layout and
schmetic..
DRC mean's design rule check.. layer to layer between
distence in vlsi layout design
| Is This Answer Correct ? | 8 Yes | 4 No |
Post New Answer View All Answers
Explain the working of 4-bit Up/down Counter?
Basic Stuff related to Perl?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
Explain why is the number of gate inputs to cmos gates usually limited to four?
Draw a 6-T SRAM Cell and explain the Read and Write operations
Explain how Verilog is different to normal programming language?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
What types of CMOS memories have you designed? What were their size? Speed?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
what is SCR (Silicon Controlled Rectifier)?
What is the main function of metastability in vsdl?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
What are the different design constraints occur in the synthesis phase?
Explain the Various steps in Synthesis?
Explain the three regions of operation of a mosfet.
