Answer Posted / dyamanna.siddappa
LVS mean's layout versus schmetic.. compare to layout and
schmetic..
DRC mean's design rule check.. layer to layer between
distence in vlsi layout design
| Is This Answer Correct ? | 8 Yes | 4 No |
Post New Answer View All Answers
How logical gates are controlled by boolean logic?
What happens if we delay the enabling of Clock signal?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Write a VLSI program that implements a toll booth controller?
Differences between Array and Booth Multipliers?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
What are the various regions of operation of mosfet? How are those regions used?
How binary number can give a signal or convert into a digital signal?
Draw a CMOS Inverter. Explain its transfer characteristics
Explain how binary number can give a signal or convert into a digital signal?
Explain the three regions of operation of a mosfet.
Give various factors on which threshold voltage depends.
what is the difference between the TTL chips and CMOS chips?
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.