Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / balaji kalluri
LVs means LAyout versus schematic -method to check the
correctness of ur layout designed by cross checking with
netlist generated from schematic using the tool.
DRC means....??
| Is This Answer Correct ? | 116 Yes | 4 No |
Post New Answer View All Answers
Implement a 2 I/P and gate using Tran gates?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
What are the various regions of operation of mosfet? How are those regions used?
What does it mean “the channel is pinched off”?
What are the ways to Optimize the Performance of a Difference Amplifier?
Write a VLSI program that implements a toll booth controller?
Explain Cross section of a PMOS transistor?
What are the different ways in which antenna violation can be prevented?
Basic Stuff related to Perl?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
Cross section of a PMOS transistor?
Explain how Verilog is different to normal programming language?
Are you familiar with the term snooping?
Explain what is scr (silicon controlled rectifier)?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
