Answer / ahamed.s

Early effect is same as Channel lenght modulation in
MOS ...as of at pinch off voltage the effective length of
inversion layer decreases ,the resisitance get decreases
eventually drain current get increases.

What are the different gates where boolean logic are applicable?

0 Answers  

---

Explain the operation considering a two processor computer system with a cache for each processor.

0 Answers   Intel,

---

Suppose you have a combinational circuit between two registers driven by a clock. What will you do if the delay of the combinational circuit is greater than your clock signal? (You can't resize the combinational circuit transistors)

6 Answers  

---

Give the cross-sectional diagram of the cmos.

0 Answers  

---

In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?

0 Answers   Infosys,

---

How does a pn junction works?

2 Answers   Wipro,

---

Explain the various Capacitances associated with a transistor and which one of them is the most prominent?

2 Answers   Intel,

---

Who provides the DRC rules?

5 Answers   Intel,

---

What is the difference between nmos and pmos technologies?

0 Answers  

---

Differences between IRSIM and SPICE?

0 Answers   Intel,

---

Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)

0 Answers   Infosys,

---

What was your role in the silicon evaluation or product ramp? What tools did you use?

0 Answers   Intel,

---