Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


what is Early effects and their physical origin.



what is Early effects and their physical origin...

Answer / ahamed.s

Early effect is same as Channel lenght modulation in
MOS ...as of at pinch off voltage the effective length of
inversion layer decreases ,the resisitance get decreases
eventually drain current get increases.

Is This Answer Correct ?    4 Yes 1 No

Post New Answer

More VLSI Interview Questions

why is the number of gate inputs to CMOS gates usually limited to four?

0 Answers  


What is threshold voltage?

0 Answers  


Implement a 2 I/P and gate using Tran gates?

0 Answers   Intel,


what is charge sharing?

0 Answers   Intel,


Give the cross-sectional diagram of the cmos.

0 Answers  


Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45&#61549;m wide metal wire with sheet resistance R = 0.065 &#61527;/ and Cpermicron= 0.25 fF/&#61549;m. The resistance and capacitance of the unit NMOS are 6.5k&#61527; and 2.5fF. Use a 3 segment &#61552;-model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

0 Answers  


what is a sequential circuit?

0 Answers  


Mention what are the different gates where Boolean logic are applicable?

0 Answers  


What is clock feed through?

2 Answers   Intel,


Explain Custom Design Flow?

2 Answers   Intel,


How can you construct both PMOS and NMOS on a single substrate?

0 Answers   IBM, Intel,


In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?

0 Answers   Infosys,


Categories