Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / chandu
LVS -LAYOUT VERSUS SHEMATIC TEST WHICH COMES IN THE
STRACTURIAL DOMAIN IN WHICH WE WILL FIRST SHEMATIC THE
CIRCUT AND AFTER BY USING TOOLS WE WILL MAKE THE LAYOUT BY
COMAPARING THE BOTH THINGS JUST FOR SEEING WHEATHER ANY
MISTAKES IS THERE OR NOT ...........IT IS TESTING PROCESS
DRC-DESIGN RULE CHECK THESE USEDE TESTING THE LAYOUT DESIGN
AND FOR CHECKING THE CIRCUIT
| Is This Answer Correct ? | 9 Yes | 15 No |
Post New Answer View All Answers
Give various factors on which threshold voltage depends.
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
Explain what is the use of defpararm?
How logical gates are controlled by boolean logic?
Basic Stuff related to Perl?
what is Slack?
Why does the present vlsi circuits use mosfets instead of bjts?
Explain what is multiplexer?
Differences between Array and Booth Multipliers?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
what is SCR (Silicon Controlled Rectifier)?
What does it mean “the channel is pinched off”?
What are the ways to Optimize the Performance of a Difference Amplifier?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
6-T XOR gate?
