Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / chandu
LVS -LAYOUT VERSUS SHEMATIC TEST WHICH COMES IN THE
STRACTURIAL DOMAIN IN WHICH WE WILL FIRST SHEMATIC THE
CIRCUT AND AFTER BY USING TOOLS WE WILL MAKE THE LAYOUT BY
COMAPARING THE BOTH THINGS JUST FOR SEEING WHEATHER ANY
MISTAKES IS THERE OR NOT ...........IT IS TESTING PROCESS
DRC-DESIGN RULE CHECK THESE USEDE TESTING THE LAYOUT DESIGN
AND FOR CHECKING THE CIRCUIT
| Is This Answer Correct ? | 9 Yes | 15 No |
Post New Answer View All Answers
What are the steps involved in designing an optimal pad ring?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
What is the critical path in a SRAM?
What is the difference between cmos and bipolar technologies?
what is the use of defpararm?
What are the different ways in which antenna violation can be prevented?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
Write a program to explain the comparator?
What is the difference between the mealy and moore state machine?
Draw a 6-T SRAM Cell and explain the Read and Write operations
What is Body Effect?
What are the steps involved in preventing the metastability?
What was your role in the silicon evaluation or product ramp? What tools did you use?
