Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / chandu
LVS -LAYOUT VERSUS SHEMATIC TEST WHICH COMES IN THE
STRACTURIAL DOMAIN IN WHICH WE WILL FIRST SHEMATIC THE
CIRCUT AND AFTER BY USING TOOLS WE WILL MAKE THE LAYOUT BY
COMAPARING THE BOTH THINGS JUST FOR SEEING WHEATHER ANY
MISTAKES IS THERE OR NOT ...........IT IS TESTING PROCESS
DRC-DESIGN RULE CHECK THESE USEDE TESTING THE LAYOUT DESIGN
AND FOR CHECKING THE CIRCUIT
| Is This Answer Correct ? | 9 Yes | 15 No |
Post New Answer View All Answers
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
What are the different gates where boolean logic are applicable?
Explain various adders and difference between them?
Explain the operation of a 6T-SRAM cell?
What was your role in the silicon evaluation/product ramp? What tools did you use?
What is the function of enhancement mode transistor?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
Explain the Working of a 2-stage OPAMP?
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
For CMOS logic, give the various techniques you know to minimize power consumption
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
If not into production, how far did you follow the design and why did not you see it into production?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
