Answer / sanjiv

latch is lever dependent and flipflop are edge dependent

Answer / gou9864

ANS 2 latch can have clock but there will be no diff with or with out clock as the latch is level sensitive.

We can use two latches to make a flip flop by assigning a edge sensitive clk using Master slave configuration

Answer / alena khan

a flip flop consist of two latches (positive and negative
level sensitive latchs). .

Answer / guru sai prasad reddy.m

Latches and flip-flops are the basic elements for storing information. One latch or flip-flop can store one bit of
information. The main difference between latches and flip-flops is that for latches, their outputs are constantly
affected by their inputs as long as the enable signal is asserted. In other words, when they are enabled, their content
changes immediately when their inputs change. Flip-flops, on the other hand, have their content change only either
at the rising or falling edge of the enable signal. This enable signal is usually the controlling clock signal. After the
rising or falling edge of the clock, the flip-flop content remains constant even if the input changes.

Answer / neha

D latch is sensitive to the clock transition either high to low or vice versa.i.e. output responds to the change in input during clock transition , after that it maintains its state.

D flip flop is sensitive to the pulse duration. i.e. output tracks input during entire pulse width(1 or 0).

Answer / shashwat rohilla

The main difference is D-Latch does not have a clock but D-
Flip Flop does.
A Latch with the facility of the clock is a Flip Flop.
As far as Level-Triggering is concerned, a FF can also be
level-triggered. It is converted to edge triggered mode by
using 2 FF (Master Slave).

http://en.wikipedia.org/wiki/Flip-flop_(electronics)

Answer / seokchai

latch does not have clock while flip-flop does

Write a VLSI program that implements a toll booth controller?

0 Answers   Patni,

Implement F= not (AB+CD) using CMOS gates?

1 Answers   Intel,

Write a pseudo code for sorting the numbers in an array?

2 Answers   Intel,

What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

0 Answers   Intel,

What is Noise Margin? Explain the procedure to determine Noise Margin?

0 Answers  

What are the total number of lines written by you in C/C++? What compiler was used?

1 Answers   Intel, Zensar,

Have you studied buses? What types?

1 Answers   Intel,

Give the expression for CMOS switching power dissipation?

2 Answers   Cypress Semiconductor,

How do you detect a sequence of "1101" arriving serially from a signal line?

7 Answers   nvidia,

What is the depletion region?

1 Answers  

What is hot electron effect?

3 Answers   Intel,

What is Body Effect?

0 Answers   CG CoreEL, Cisco, TA,