Interested to Buy Any Domain ? << Click Here >> for more details...
Differences between D-Latch and D flip-flop?
- 17 Answers
- 65239 Views
- AIT, Intel, Sibridge Technologies, I also Faced
- E-Mail Answers
Answer Posted / neha
D latch is sensitive to the clock transition either high to low or vice versa.i.e. output responds to the change in input during clock transition , after that it maintains its state.
D flip flop is sensitive to the pulse duration. i.e. output tracks input during entire pulse width(1 or 0).
| Is This Answer Correct ? | 1 Yes | 1 No |
Post New Answer View All Answers
What happens if we use an Inverter instead of the Differential Sense Amplifier?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
What are the steps involved in preventing the metastability?
Differences between Array and Booth Multipliers?
What happens if we delay the enabling of Clock signal?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
Explain the working of Insights of an inverter ?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
What is look up table in vlsi?
What was your role in the silicon evaluation/product ramp? What tools did you use?
What products have you designed which have entered high volume production?
What does it mean “the channel is pinched off”?
How can you model a SRAM at RTL Level?
Explain the operation considering a two processor computer system with a cache for each processor.
