Interested to Buy Any Domain ? << Click Here >> for more details...
Differences between D-Latch and D flip-flop?
- 17 Answers
- 65948 Views
- AIT, Intel, Sibridge Technologies, I also Faced
- E-Mail Answers
Answer Posted / neha
D latch is sensitive to the clock transition either high to low or vice versa.i.e. output responds to the change in input during clock transition , after that it maintains its state.
D flip flop is sensitive to the pulse duration. i.e. output tracks input during entire pulse width(1 or 0).
| Is This Answer Correct ? | 1 Yes | 1 No |
Post New Answer View All Answers
Give the cross-sectional diagram of the cmos.
Working of a 2-stage OPAMP?
Explain the Working of a 2-stage OPAMP?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
Explain the working of Insights of a pass gate ?
What are the different measures that are required to achieve the design for better yield?
what is Slack?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
6-T XOR gate?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
Explain the operation of a 6T-SRAM cell?
Explain what is the depletion region?
what is a sequential circuit?
Explain the working of Insights of an inverter ?
What happens if we delay the enabling of Clock signal?
