Interested to Buy Any Domain ? << Click Here >> for more details...
Differences between D-Latch and D flip-flop?
- 17 Answers
- 64758 Views
- AIT, Intel, Sibridge Technologies, I also Faced
- E-Mail Answers
Answer Posted / gou9864
ANS 2 latch can have clock but there will be no diff with or with out clock as the latch is level sensitive.
We can use two latches to make a flip flop by assigning a edge sensitive clk using Master slave configuration
| Is This Answer Correct ? | 2 Yes | 0 No |
Post New Answer View All Answers
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
What are the different classification of the timing control?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
What are the different gates where boolean logic are applicable?
Explain the operation of a 6T-SRAM cell?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
Explain what is multiplexer?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What was your role in the silicon evaluation/product ramp? What tools did you use?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What are the changes that are provided to meet design power targets?
What are the Advantages and disadvantages of Mealy and Moore?
Give the cross-sectional diagram of the cmos.
Explain what is the use of defpararm?
