Differences between D-Latch and D flip-flop?
- 17 Answers
- 60330 Views
- AIT, Intel, Sibridge Technologies, I also Faced
- E-Mail Answers
Answer Posted / gou9864
ANS 2 latch can have clock but there will be no diff with or with out clock as the latch is level sensitive.
We can use two latches to make a flip flop by assigning a edge sensitive clk using Master slave configuration
| Is This Answer Correct ? | 2 Yes | 0 No |
Post New Answer View All Answers
What was your role in the silicon evaluation or product ramp? What tools did you use?
what is verilog?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
What are the different classification of the timing control?
What was your role in the silicon evaluation/product ramp? What tools did you use?
What is the difference between the mealy and moore state machine?
What are the ways to Optimize the Performance of a Difference Amplifier?
what is a sequential circuit?
what is SCR (Silicon Controlled Rectifier)?
Explain Basic Stuff related to Perl?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
What are the steps involved in preventing the metastability?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
How can you model a SRAM at RTL Level?
What is the main function of metastability in vsdl?
