Interested to Buy Any Domain ? << Click Here >> for more details...
Implement an Inverter using a single transistor?
- 4 Answers
- 13091 Views
- Intel, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / rajashekar @ nitt
give input at base and connect resistor at collector and
gnd at emitter,vcc at collector finaaly take output at
collector.
| Is This Answer Correct ? | 16 Yes | 2 No |
Answer / harshgandhi126
A single transistor itself is an inverter.Connect resistor
and +Vcc to collecot and Gnd to Emmiter. After that give an
input to Base terminal and take output between Collector
and Ground.
| Is This Answer Correct ? | 4 Yes | 1 No |
Answer / sharath & bhanu
Use a enhancement mode n-mos MOSFET and give i/p to base,
source to vdd and drain to o/p pin. Enhancement mode keeps
MOSFET always in ON state. Hence i/p logic '1' turns off
the transistor thus making o/p logic '0'
| Is This Answer Correct ? | 8 Yes | 10 No |
Answer / prateek
connect the gate of nmos to vdd so that it is always on
give the input at drain and tap the output from source.
| Is This Answer Correct ? | 2 Yes | 13 No |
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
Explain Clock Skew?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
What is latchup? Explain the methods used to prevent it?
Explain about 6-T XOR gate?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
What is the difference between the mealy and moore state machine?
Draw the stick diagram of a NOR gate. Optimize it
What's the price in 1K quantity?
86 Family 
