Interested to Buy Any Domain ? << Click Here >> for more details...
Differences between D-Latch and D flip-flop?
- 17 Answers
- 64788 Views
- AIT, Intel, Sibridge Technologies, I also Faced
- E-Mail Answers
Answer Posted / shashwat rohilla
The main difference is D-Latch does not have a clock but D-
Flip Flop does.
A Latch with the facility of the clock is a Flip Flop.
As far as Level-Triggering is concerned, a FF can also be
level-triggered. It is converted to edge triggered mode by
using 2 FF (Master Slave).
http://en.wikipedia.org/wiki/Flip-flop_(electronics)
| Is This Answer Correct ? | 0 Yes | 1 No |
Post New Answer View All Answers
What are the different design techniques required to create a layout for digital circuits?
Explain what is slack?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What is the main function of metastability in vsdl?
what is multiplexer?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
What happens if we delay the enabling of Clock signal?
Explain the working of 4-bit Up/down Counter?
Explain why is the number of gate inputs to cmos gates usually limited to four?
Draw a CMOS Inverter. Explain its transfer characteristics
What's the price in 1K quantity?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
Mention what are the different gates where Boolean logic are applicable?
What does the above code synthesize to?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
