Differences between D-Latch and D flip-flop?
- 17 Answers
- 60303 Views
- AIT, Intel, Sibridge Technologies, I also Faced
- E-Mail Answers
Answer Posted / shashwat rohilla
The main difference is D-Latch does not have a clock but D-
Flip Flop does.
A Latch with the facility of the clock is a Flip Flop.
As far as Level-Triggering is concerned, a FF can also be
level-triggered. It is converted to edge triggered mode by
using 2 FF (Master Slave).
http://en.wikipedia.org/wiki/Flip-flop_(electronics)
| Is This Answer Correct ? | 0 Yes | 1 No |
Post New Answer View All Answers
Explain the operation considering a two processor computer system with a cache for each processor.
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
Explain the Charge Sharing problem while sampling data from a Bus?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
What is the ideal input and output resistance of a current source?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
How can you construct both PMOS and NMOS on a single substrate?
what is a sequential circuit?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
What are the changes that are provided to meet design power targets?
Explain how binary number can give a signal or convert into a digital signal?
Differences between IRSIM and SPICE?
Mention what are three regions of operation of mosfet and how are they used?
