Interested to Buy Any Domain ? << Click Here >> for more details...
Differences between D-Latch and D flip-flop?
- 17 Answers
- 65241 Views
- AIT, Intel, Sibridge Technologies, I also Faced
- E-Mail Answers
Answer Posted / shashwat rohilla
The main difference is D-Latch does not have a clock but D-
Flip Flop does.
A Latch with the facility of the clock is a Flip Flop.
As far as Level-Triggering is concerned, a FF can also be
level-triggered. It is converted to edge triggered mode by
using 2 FF (Master Slave).
http://en.wikipedia.org/wiki/Flip-flop_(electronics)
| Is This Answer Correct ? | 0 Yes | 1 No |
Post New Answer View All Answers
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
What happens if we delay the enabling of Clock signal?
Mention what are the two types of procedural blocks in Verilog?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
What are the different ways in which antenna violation can be prevented?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
Explain the working of Insights of an inverter ?
How to improve these parameters? (Cascode topology, use long channel transistors)
What is the function of tie-high and tie-low cells?
What is the purpose of having depletion mode device?
Why does the present vlsi circuits use mosfets instead of bjts?
Mention what are three regions of operation of mosfet and how are they used?
What are the steps required to solve setup and hold violations in vlsi?
What transistor level design tools are you proficient with? What types of designs were they used on?
