Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

Differences between D-Latch and D flip-flop?

Answer Posted / sanjiv

latch is lever dependent and flipflop are edge dependent

Is This Answer Correct ?    25 Yes 17 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Design an 8 is to 3 encoder using 4 is to encoder?

1318


How does Vbe and Ic change with temperature?

3503


what are three regions of operation of MOSFET and how are they used?

1221


What are the main issues associated with multiprocessor caches and how might you solve them?

2210


What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus

1258


What is the function of enhancement mode transistor?

1098


Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?

1277


Explain how MOSFET works?

3227


What transistor level design tools are you proficient with? What types of designs were they used on?

3429


What are the different design constraints occur in the synthesis phase?

1094


What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

3251


Mention what are the two types of procedural blocks in Verilog?

1279


What types of CMOS memories have you designed? What were their size? Speed?

4647


Why does the present vlsi circuits use mosfets instead of bjts?

1279


Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

1641