Interested to Buy Any Domain ? << Click Here >> for more details...
Differences between D-Latch and D flip-flop?
- 17 Answers
- 65237 Views
- AIT, Intel, Sibridge Technologies, I also Faced
- E-Mail Answers
Answer Posted / guru sai prasad reddy.m
Latches and flip-flops are the basic elements for storing information. One latch or flip-flop can store one bit of
information. The main difference between latches and flip-flops is that for latches, their outputs are constantly
affected by their inputs as long as the enable signal is asserted. In other words, when they are enabled, their content
changes immediately when their inputs change. Flip-flops, on the other hand, have their content change only either
at the rising or falling edge of the enable signal. This enable signal is usually the controlling clock signal. After the
rising or falling edge of the clock, the flip-flop content remains constant even if the input changes.
| Is This Answer Correct ? | 2 Yes | 0 No |
Post New Answer View All Answers
What are the different classification of the timing control?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
Explain Cross section of an NMOS transistor?
What are the different gates where boolean logic are applicable?
Working of a 2-stage OPAMP?
What types of high speed CMOS circuits have you designed?
What is the difference between cmos and bipolar technologies?
What is the critical path in a SRAM?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
Explain why present VLSI circuits use MOSFETs instead of BJTs?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
Mention what are three regions of operation of mosfet and how are they used?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
Mention what are the two types of procedural blocks in Verilog?
