Differences between D-Latch and D flip-flop?

Answer Posted / guru sai prasad reddy.m

Latches and flip-flops are the basic elements for storing information. One latch or flip-flop can store one bit of
information. The main difference between latches and flip-flops is that for latches, their outputs are constantly
affected by their inputs as long as the enable signal is asserted. In other words, when they are enabled, their content
changes immediately when their inputs change. Flip-flops, on the other hand, have their content change only either
at the rising or falling edge of the enable signal. This enable signal is usually the controlling clock signal. After the
rising or falling edge of the clock, the flip-flop content remains constant even if the input changes.

Is This Answer Correct ?    2 Yes 0 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

How can you construct both PMOS and NMOS on a single substrate?

4494


What are the different design techniques required to create a layout for digital circuits?

612


What types of CMOS memories have you designed? What were their size? Speed?

4166


Mention what are the different gates where Boolean logic are applicable?

678


How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?

749






How binary number can give a signal or convert into a digital signal?

696


What are the steps involved in designing an optimal pad ring?

727


What products have you designed which have entered high volume production?

1974


Differences between IRSIM and SPICE?

4959


Explain various adders and difference between them?

687


Explain CMOS Inverter transfer characteristics?

3458


Explain how Verilog is different to normal programming language?

691


Design an 8 is to 3 encoder using 4 is to encoder?

877


What are the main issues associated with multiprocessor caches and how might you solve them?

1752


In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?

692