Answer / chaitanya

SETUP time : Minimum time the data should be stable before
the arrival of clock edge

HOLD time : Minum time data shuold be stable after the
arrival of clock edge.

Advantages and disadvantages of Mealy and Moore?

2 Answers   Intel,

---

Are you familiar with the term snooping?

0 Answers   Intel,

---

Differences between Signals and Variables in VHDL? If the same code is written using Signals and Variables what does it synthesize to?

1 Answers   IIT, Intel,

---

Why do we use a Clock tree?

3 Answers   Intel,

---

What is a linked list? Explain the 2 fields in a linked list?

1 Answers   Intel,

---

Explain what is Verilog?

0 Answers  

---

What is the difference between nmos and pmos technologies?

0 Answers  

---

Insights of a pass gate. Explain the working?

0 Answers   Intel,

---

What is setup time and hold time?

1 Answers   Intel,

---

What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

0 Answers   Intel,

---

Explain Basic Stuff related to Perl?

0 Answers   Intel,

---

What is latchup? Explain the methods used to prevent it?

2 Answers   Intel,

---