Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
No Answer is Posted For this Question
Be the First to Post Answer
What is clock feed through?
What happens if we increase the number of contacts or via from one metal layer to the next?
Who provides the DRC rules?
How does a pn junction works?
Explain ASIC Design Flow?
2 Answers Intel, JK Associates, Mind Tree,
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
what is conductance and valence band?
what is Early effects and their physical origin.
What is polymorphism? (C++)
What are the main issues associated with multiprocessor caches and how might you solve them?
what is SCR (Silicon Controlled Rectifier)?
Explain what is the depletion region?