Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
No Answer is Posted For this Question
Be the First to Post Answer
What is the function of tie-high and tie-low cells?
What is a linked list? Explain the 2 fields in a linked list?
what is charge sharing?
What are the main issues associated with multiprocessor caches and how might you solve them?
Explain CMOS Inverter transfer characteristics?
Insights of a Tri-state inverter?
What are the different types of skews used in vlsi?
How does Vbe and Ic change with temperature?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
What was your role in the silicon evaluation/product ramp? What tools did you use?
What does it mean “the channel is pinched off”?
For a 0.18um and 0.8um technology MOSFET, which has a higher cutoff frequency?