1. Categories >> Software >> Embedded Systems >> VLSI
  2. Suggest New Category

Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)

Question Posted / guest

Answers were Sorted based on User's Feedback



Suppose you have a combinational circuit between two registers driven by a clock. What will you do..

Answer / adi

Insert a small buffer to increase the skew between the two
regs. This can be quick fix only in some cases though

Is This Answer Correct ?    13 Yes 0 No

Suppose you have a combinational circuit between two registers driven by a clock. What will you do..

Answer / anonymous

Insert a reg slice

Is This Answer Correct ?    8 Yes 1 No

Suppose you have a combinational circuit between two registers driven by a clock. What will you do..

Answer / pavankumar v vijapur

use register retiming concept .......
i.e split up comb delay in two paths using a flop

Is This Answer Correct ?    4 Yes 1 No

Suppose you have a combinational circuit between two registers driven by a clock. What will you do..

Answer / raguvaran

pipeline the design dude

Is This Answer Correct ?    4 Yes 1 No

Suppose you have a combinational circuit between two registers driven by a clock. What will you do..

Answer / ram

when there is a combo delay which is more than the clock
time period, though all the above can be a solution if the
delay is small, normally they mark it as a multi clock cycle
path.

Is This Answer Correct ?    3 Yes 1 No

Suppose you have a combinational circuit between two registers driven by a clock. What will you do..

Answer / guest

Ideally, clock period will be increased (reducing maximum
operation frequency)

Is This Answer Correct ?    3 Yes 3 No

Post New Answer

More VLSI Interview Questions

What happens if we use an Inverter instead of the Differential Sense Amplifier?

0 Answers  

Explain the various MOSFET Capacitances & their significance ?

1 Answers   Infosys,

Explain how Verilog is different to normal programming language?

0 Answers  

Explain CMOS Inverter transfer characteristics?

0 Answers   ADS,

What happens if we use an Inverter instead of the Differential Sense Amplifier?

0 Answers   Infosys,




what is verilog?

0 Answers  

What is the depletion region?

1 Answers  

Implement a function with both ratioed and domino logic and merits and demerits of each logic?

0 Answers   Intel,

Differences between Array and Booth Multipliers?

0 Answers   Intel,

Explain what is the depletion region?

0 Answers  

What is component binding?

2 Answers   Intel,

What are the main issues associated with multiprocessor caches and how might you solve them?

0 Answers   Intel,

For more VLSI Interview Questions Click Here
Categories