Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
Answers were Sorted based on User's Feedback
Answer / adi
Insert a small buffer to increase the skew between the two
regs. This can be quick fix only in some cases though
| Is This Answer Correct ? | 13 Yes | 0 No |
Answer / pavankumar v vijapur
use register retiming concept .......
i.e split up comb delay in two paths using a flop
| Is This Answer Correct ? | 4 Yes | 1 No |
Answer / ram
when there is a combo delay which is more than the clock
time period, though all the above can be a solution if the
delay is small, normally they mark it as a multi clock cycle
path.
| Is This Answer Correct ? | 3 Yes | 1 No |
Answer / guest
Ideally, clock period will be increased (reducing maximum
operation frequency)
| Is This Answer Correct ? | 3 Yes | 3 No |
what is multiplexer?
If the substrate doping concentration increase, or temperature increases, how will Vt change? it increase or decrease?
What is threshold voltage?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
Implement an Inverter using a single transistor?
How does Vbe and Ic change with temperature?
What is latchup? Explain the methods used to prevent it?
In what cases do you need to double clock a signal before presenting it to a synchronous state machine?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
What happens if we delay the enabling of Clock signal?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?