Interested to Buy Any Domain ? << Click Here >> for more details...
What?s the critical path in a SRAM?
- 2 Answers
- 11822 Views
- Infosys, Intel, Texas, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / arun
critical path occurs during reading operation
so ready delay = precharge delay + row deocder delay+
bitline discharge delay+ sense amplifier delay+ mux delay
| Is This Answer Correct ? | 8 Yes | 0 No |
Answer / mayank jansari
critical path is longest costing path in SRAM
| Is This Answer Correct ? | 0 Yes | 8 No |
For CMOS logic, give the various techniques you know to minimize power consumption
Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, what is the latency of an instruction in a 5 stage machine? What is the throughput of this machine ?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
Factors affecting Power Consumption on a chip?
What are the different design techniques required to create a layout for digital circuits?
Mention what are the different gates where Boolean logic are applicable?
Are you familiar with the term snooping?
How to find the read failiure probablity in SRAM?
How do you detect a sequence of "1101" arriving serially from a signal line?
Differences between functions and Procedures in VHDL?
What is Fermi level?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
86 Family 
