What?s the critical path in a SRAM?
Answers were Sorted based on User's Feedback
Answer / arun
critical path occurs during reading operation
so ready delay = precharge delay + row deocder delay+
bitline discharge delay+ sense amplifier delay+ mux delay
|Is This Answer Correct ?||8 Yes||0 No|
Answer / mayank jansari
critical path is longest costing path in SRAM
|Is This Answer Correct ?||0 Yes||8 No|
Differences between blocking and Non-blocking statements in Verilog?
Write a program to explain the comparator?
Mention what are the two types of procedural blocks in Verilog?
Mention what are three regions of operation of mosfet and how are they used?
What is the purpose of having depletion mode device?
What is charge sharing?
Implement F = AB+C using CMOS gates?
Explain various adders and difference between them?
What is the function of tie-high and tie-low cells?
What is FPGA?
How many bit combinations are there in a byte?
what is Channel length modulation?