What?s the critical path in a SRAM?
Answers were Sorted based on User's Feedback
Answer / arun
critical path occurs during reading operation
so ready delay = precharge delay + row deocder delay+
bitline discharge delay+ sense amplifier delay+ mux delay
|Is This Answer Correct ?||8 Yes||0 No|
Answer / mayank jansari
critical path is longest costing path in SRAM
|Is This Answer Correct ?||0 Yes||8 No|
what is verilog?
Design an 8 is to 3 encoder using 4 is to encoder?
What is Fowler-Nordheim Tunneling?
What happens if we increase the number of contacts or via from one metal layer to the next?
Have you studied buses? What types?
What is validation?
What is threshold voltage?
Explain about 6-T XOR gate?
Are you familiar with the term MESI?
what is charge sharing?
Advantages and disadvantages of Mealy and Moore?
Explain how MOSFET works?