What?s the critical path in a SRAM?
Answers were Sorted based on User's Feedback
Answer / arun
critical path occurs during reading operation
so ready delay = precharge delay + row deocder delay+
bitline discharge delay+ sense amplifier delay+ mux delay
Is This Answer Correct ? | 8 Yes | 0 No |
Answer / mayank jansari
critical path is longest costing path in SRAM
Is This Answer Correct ? | 0 Yes | 8 No |
what is the doping?
What was your role in the silicon evaluation/product ramp? What tools did you use?
Which gate is normally preferred while implementing circuits using CMOS logic, NAND or NOR? Why?
Explain the working of Insights of a pass gate ?
A circuit has 1 input X and 2 outputs A and B. If X = HIGH for 4 clock ticks, A = 1. If X = LOW for 4 clock ticks, B = 1. Draw a state diagram for this Spec?
What is Fowler-Nordheim Tunneling?
How logical gates are controlled by boolean logic?
Explain Cross section of an NMOS transistor?
Explain about 6-T XOR gate?
What happens to delay if we include a resistance at the output of a CMOS circuit?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Basic Stuff related to Perl?