What?s the critical path in a SRAM?

Answers were Sorted based on User's Feedback



What?s the critical path in a SRAM?..

Answer / arun

critical path occurs during reading operation
so ready delay = precharge delay + row deocder delay+
bitline discharge delay+ sense amplifier delay+ mux delay

Is This Answer Correct ?    8 Yes 0 No

What?s the critical path in a SRAM?..

Answer / mayank jansari

critical path is longest costing path in SRAM

Is This Answer Correct ?    0 Yes 8 No

Post New Answer

More VLSI Interview Questions

what is the doping?

5 Answers  


What was your role in the silicon evaluation/product ramp? What tools did you use?

0 Answers   Intel,


Which gate is normally preferred while implementing circuits using CMOS logic, NAND or NOR? Why?

13 Answers   Intel,


Explain the working of Insights of a pass gate ?

0 Answers   Intel,


A circuit has 1 input X and 2 outputs A and B. If X = HIGH for 4 clock ticks, A = 1. If X = LOW for 4 clock ticks, B = 1. Draw a state diagram for this Spec?

3 Answers   Intel,






What is Fowler-Nordheim Tunneling?

2 Answers   Intel,


How logical gates are controlled by boolean logic?

0 Answers  


Explain Cross section of an NMOS transistor?

0 Answers   Intel,


Explain about 6-T XOR gate?

0 Answers   Intel,


What happens to delay if we include a resistance at the output of a CMOS circuit?

1 Answers   Infosys,


What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?

0 Answers   Intel,


Basic Stuff related to Perl?

0 Answers   Intel,


Categories