What?s the critical path in a SRAM?
Answers were Sorted based on User's Feedback
Answer / arun
critical path occurs during reading operation
so ready delay = precharge delay + row deocder delay+
bitline discharge delay+ sense amplifier delay+ mux delay
| Is This Answer Correct ? | 8 Yes | 0 No |
Answer / mayank jansari
critical path is longest costing path in SRAM
| Is This Answer Correct ? | 0 Yes | 8 No |
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
What are the main issues associated with multiprocessor caches and how might you solve them?
What is the function of enhancement mode transistor?
Insights of a pass gate. Explain the working?
Explain the working of Insights of a pass gate ?
Explain Clock Skew?
What types of CMOS memories have you designed? What were their size? Speed?
Mention what are the two types of procedural blocks in Verilog?
Tell me how BJT works.
Explain about stuck at fault models, scan design, BIST and IDDQ testing?
How to find the read failiure probablity in SRAM?
Explain why & how a MOSFET works?