What work have you done on full chip Clock and Power
distribution? What process technology and budgets were
used?
No Answer is Posted For this Question
Be the First to Post Answer
Explain the various MOSFET Capacitances & their significance?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
What was your role in the silicon evaluation or product ramp? What tools did you use?
Are you familiar with VHDL and/or Verilog?
verify nmos passes good logic 0 and passes bad logic 1.also verify that pmos passes good logic 1 and passes bad logic 0.
2 Answers Cosmic Circuits, HP,
How can you model a SRAM at RTL Level?
Explain various adders and difference between them?
If the substrate doping concentration increase, or temperature increases, how will Vt change? it increase or decrease?
What is LVS, DRC?
What is the build-in potential?
What are the different limitations in increasing the power supply to reduce delay?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)