Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


What work have you done on full chip Clock and Power
distribution? What process technology and budgets were
used?


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

Explain the various MOSFET Capacitances & their significance?

1 Answers  


In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?

0 Answers   Infosys,


What was your role in the silicon evaluation or product ramp? What tools did you use?

0 Answers   Intel,


Are you familiar with VHDL and/or Verilog?

17 Answers   Intel,


verify nmos passes good logic 0 and passes bad logic 1.also verify that pmos passes good logic 1 and passes bad logic 0.

2 Answers   Cosmic Circuits, HP,


How can you model a SRAM at RTL Level?

0 Answers   Infosys,


Explain various adders and difference between them?

0 Answers   Intel,


If the substrate doping concentration increase, or temperature increases, how will Vt change? it increase or decrease?

1 Answers  


What is LVS, DRC?

10 Answers   IBM, Intel,


What is the build-in potential?

1 Answers   Wipro,


What are the different limitations in increasing the power supply to reduce delay?

2 Answers  


For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)

0 Answers   Infosys,


Categories