There are 2 Flip_Flop with logic between them. Given Clock
to Q delay, logic prop. delay, set up and hold times specify
maximum clock frequency of system.
What happens if second output fed back to first input. Any
changes? What happens with timing if second output is fed
back to logic between the flops? Good Luck!
Answer / guest
This is related setup and hold time violations. Answer is:
Tc-q + Tsetup + Tcskew + Tcomb <= T period (setup)
Tc-q + Tcomb - Tcskew >= Thold (holdtime)
Short path -> possible hold time violation.
Long path -> possible set up time violation.
Is This Answer Correct ? | 9 Yes | 6 No |
What are the Formula of computing Back up Time of 500kVA UPS with 4 Battery Banks, each bank composed of 43 pcs of Batteries 12V150Ah. How to compute the Back up Time of UPS? We have also 3X500kVA UPS running in Parallel same composition as I write above.
Explain how you can give the overload setting to any Motor Protection Relay for a HT motors with formula and example?
Can we use delta-star neutral grounded 3 phase power transformer bi-directionally.
what is open star connection or open delta.
WHAT IS DIFFERENCE BETWEEN POTENTIAL DIFFERENCE AND E.M.F?
What is the meaning of HT Trivector Meter ?
Why the substation measure in KV but not in the power ratings of transformer.
A 6.6 KV motor breaker is try to Drack OUT by me while the motor running. What will Happened? a, will Trip. b,Drack Out lever will not access c, will get shock d, noting will happened
what is let through energy of mccb
what is the formula to calculate kva genset required for a given load in kw.
How can decide the MVA rating of power transformer for substation like 220/132, 132/66, 66/33kv etc or even higher kv rating of substation???? Send me the strictly technical answer that shows your strong technical aptitude.
Why the ratation of fan is anticlockwise all over the world?