Interested to Buy Any Domain ? << Click Here >> for more details...
There are 2 Flip_Flop with logic between them. Given Clock
to Q delay, logic prop. delay, set up and hold times specify
maximum clock frequency of system.
What happens if second output fed back to first input. Any
changes? What happens with timing if second output is fed
back to logic between the flops? Good Luck!
- 1 Answers
- 7667 Views
- Qualcomm, I also Faced
- E-Mail Answers
Answer Posted / guest
This is related setup and hold time violations. Answer is:
Tc-q + Tsetup + Tcskew + Tcomb <= T period (setup)
Tc-q + Tcomb - Tcskew >= Thold (holdtime)
Short path -> possible hold time violation.
Long path -> possible set up time violation.
| Is This Answer Correct ? | 9 Yes | 6 No |
Post New Answer View All Answers
Why neutral point is consider as zero potential?
what is the common earth
Is a 300w induction motor used in a food processor as powerful as a 1000w DC motor.
new 90kw motor installed so how I purchased cable ,fuse,etc please give me technic for cable selected why always capacitor delta connection
Capacitor is load free component but why ampere meter shows current when capacitor bank breaker close?
what is capacitor voltage transformer?? how it is different from potential transformer?
how does WTI work ?
A 3 phase transformer's (Y-Y) Y and B phase is (Y and B connection not broken) broken from neutral and R and Nutral connection is ok, what will be the relay tripping and why
sir i applied for hpcl(electrical).i want to know from which subjects most of the technical que will b asked.and pattern of the written test.pls help me
why +24 v and -48 v give to BTS? If -48v protect from surge then why we not use -24 v?
Why HT 11 KV Slipring Motors are connected in star ?
why we need to us lenz's law for synchornous motor
How to calculate energy stored in an inductance?
What are the main advantages of generalized error co-efficients?
what do w do when the output of generator is fluctuating?
