Interested to Buy Any Domain ? << Click Here >> for more details...
There are 2 Flip_Flop with logic between them. Given Clock
to Q delay, logic prop. delay, set up and hold times specify
maximum clock frequency of system.
What happens if second output fed back to first input. Any
changes? What happens with timing if second output is fed
back to logic between the flops? Good Luck!
- 1 Answers
- 7611 Views
- Qualcomm, I also Faced
- E-Mail Answers
Answer Posted / guest
This is related setup and hold time violations. Answer is:
Tc-q + Tsetup + Tcskew + Tcomb <= T period (setup)
Tc-q + Tcomb - Tcskew >= Thold (holdtime)
Short path -> possible hold time violation.
Long path -> possible set up time violation.
| Is This Answer Correct ? | 9 Yes | 6 No |
Post New Answer View All Answers
What does a Bode plot tell you?
i want to know d working mechanism of tafe tractors next i like to know d engine type of apache bighs can anyone help me
What Normal(Tangent) towers and Tension(Cut-point) Towers?
description with working of all parts of a Diesel generator???????
I am having a 1500 KVA transformer whose secondary current is 2086A and my connected load is 1000 KVA, I am having 400 KVAR APFCR for PF improvement what ratio of CT should i install in LT EB Bus to get optimum PF improvement?
how to set relay setting? and example calculation...
Why is back emf used for a DC motor? Highlight its significance.
What is relation between mu(nought) and epsilon(nought)?
While testing a ZCT what parameters have to check or measure?
define reflection method?
Why do we perform an open-circuit test and short-circuit test on the transformer?
What kind of Neutral CT can be placed in 11/0.433KV transformer to be used and what are its specification?
For overhead protection we use which transformer?
which book to refer in electrical engineering for iocl exam & which book for general english.
WHY MOSTLY Rph IS USED FOR CONTROL CIRCUITS AUX. SUPPLY ?
