What is latchup? Explain the methods used to prevent it?
Answers were Sorted based on User's Feedback
Answer / puli
latch up is the condition in which parasitic elements
establish a low impedance path between vdd and vss resulting
undesirable effects.
use guard rings or use well,substrate taps to prevent the
latch up
| Is This Answer Correct ? | 16 Yes | 1 No |
Answer / pawan hegde
1.GUARD RING , 2.Appropriate TAPS, 3.MAINTAIN WELL
PROXIMITY , 4 .Use Triple Well process , 5.Dual well
process 6 ???
| Is This Answer Correct ? | 2 Yes | 0 No |
Implement F= not (AB+CD) using CMOS gates?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
Why do we use a Clock tree?
How logical gates are controlled by boolean logic?
Mention what are the different gates where Boolean logic are applicable?
What is Body Effect?
0 Answers CG CoreEL, Cisco, TA,
what is Channel length modulation?
What are the steps involved in designing an optimal pad ring?
Explain the various MOSFET Capacitances & their significance ?
Explain depletion region.
What is look up table in vlsi?
What is the most complicated/valuable program you written in C/C++?
23 Answers HCL, IBM, Intel, TCS, TVS, Wipro,