Answer / puli

latch up is the condition in which parasitic elements
establish a low impedance path between vdd and vss resulting
undesirable effects.



use guard rings or use well,substrate taps to prevent the
latch up

Answer / pawan hegde

1.GUARD RING , 2.Appropriate TAPS, 3.MAINTAIN WELL
PROXIMITY , 4 .Use Triple Well process , 5.Dual well
process 6 ???

What are the main issues associated with multiprocessor caches and how might you solve them?

1 Answers   Intel,

---

What types of high speed CMOS circuits have you designed?

2 Answers   Infosys, Intel,

---

Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.

1 Answers   Intel, Sun Microsystems,

---

Explain Cross section of a PMOS transistor?

1 Answers   Intel,

---

what is Slack?

1 Answers  

---

Advantages and disadvantages of Mealy and Moore?

2 Answers   Intel,

---

what is verilog?

1 Answers  

---

What is charge sharing?

2 Answers   Cypress Semiconductor, Intel,

---

What happens to delay if you increase load capacitance?

1 Answers   Google,

---

What happens to delay if we include a resistance at the output of a CMOS circuit?

1 Answers   Infosys,

---

What is the most complicated/valuable program you written in C/C++?

23 Answers   HCL, IBM, Intel, TCS, TVS, Wipro,

---

What are the limitations in increasing the power supply to reduce delay?

2 Answers   Infosys,

---