What is latchup? Explain the methods used to prevent it?
- 2 Answers
- 8660 Views
- Intel, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / puli
latch up is the condition in which parasitic elements
establish a low impedance path between vdd and vss resulting
undesirable effects.
use guard rings or use well,substrate taps to prevent the
latch up
| Is This Answer Correct ? | 16 Yes | 1 No |
Answer / pawan hegde
1.GUARD RING , 2.Appropriate TAPS, 3.MAINTAIN WELL
PROXIMITY , 4 .Use Triple Well process , 5.Dual well
process 6 ???
| Is This Answer Correct ? | 2 Yes | 0 No |
Insights of a 4bit adder/Sub Circuit?
What is clock feed through?
What is the function of chain reordering?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Give the cross-sectional diagram of the cmos.
How can you construct both PMOS and NMOS on a single substrate?
Insights of a 2 input NOR gate. Explain the working?
How does Vbe and Ic change with temperature?
What are the different gates where boolean logic are applicable?
Explain the usage of the shared SPI bus?
what is Early effects and their physical origin.
In what cases do you need to double clock a signal before presenting it to a synchronous state machine?
86 Family 
