What types of high speed CMOS circuits have you designed?

Answers were Sorted based on User's Feedback



What types of high speed CMOS circuits have you designed?..

Answer / baba

Dynamic CMOS ckts and high speed multipliers using
BOOTh/Mod-Booth algorithm.

Is This Answer Correct ?    28 Yes 2 No

What types of high speed CMOS circuits have you designed?..

Answer / narasimha reddy d l

generally the static circuits will occupy more space but
the dynamic circuit contains only one pmos device it
occupies less space and the power dessipation and delay are
reduced to get high performance. still we use domino
circuits which contains an additional not gate at the
output to avoiding the cascading problem in dynamic
circuits. this offers more ferformance by increasing the
noise immunity.

Is This Answer Correct ?    7 Yes 2 No

Post New Answer

More VLSI Interview Questions

Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

0 Answers  


Explain the various MOSFET Capacitances & their significance ?

1 Answers   Infosys,


How do you size NMOS and PMOS transistors to increase the threshold voltage?

0 Answers   Infosys,


Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

0 Answers   Intel,


How do you detect a sequence of "1101" arriving serially from a signal line?

7 Answers   nvidia,






How does a pn junction works?

2 Answers   Wipro,


Write a pseudo code for sorting the numbers in an array?

2 Answers   Intel,


A circuit has 1 input X and 2 outputs A and B. If X = HIGH for 4 clock ticks, A = 1. If X = LOW for 4 clock ticks, B = 1. Draw a state diagram for this Spec?

3 Answers   Intel,


Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

0 Answers   Intel,


What?s the difference between Testing & Verification?

6 Answers   Infosys,


What are the different design constraints occur in the synthesis phase?

0 Answers  


What are the different classification of the timing control?

0 Answers  


Categories