Answer / lu

Charge sharing is an undesirable signal integrity phenomenon
observed most commonly in the domino logic family of digital
circuits. The charge sharing problem occurs when the charge
which is stored at the output node in the phase is shared
among the output or junction capacitance of transistors
which are in the evaluation phase. Charge sharing may
degrade the output voltage level or even cause erroneous
output value

Answer / gk

it is like suppose you have two capacitors connected in series/parallel there will be charge sharing. in mosfet we want the gate capacitance to control channel only.but gate to drain overlapping(coupling) at the end of channel creates capacitance(Cgd) similarly at source also. there is PN junction depletion capacitance at drain/source with substrate completes path. This path creates coupling of input to drain.

Explain the sizing of the inverter?

1 Answers   Intel,

---

Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)

0 Answers   Infosys,

---

Explain depletion region.

0 Answers  

---

Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?

0 Answers   Infosys,

---

What is the purpose of having depletion mode device?

0 Answers  

---

What happens if we use an Inverter instead of the Differential Sense Amplifier?

0 Answers   Infosys,

---

Are you familiar with VHDL and/or Verilog?

1 Answers   Intel,

---

While using logic design, explain the various steps that r followed to obtain the desirable design in a well defined manner?

1 Answers   Intel,

---

Why is OOPS called OOPS? (C++)

1 Answers   ARM, Intel,

---

what are three regions of operation of MOSFET and how are they used?

0 Answers  

---

What are the steps involved in preventing the metastability?

0 Answers  

---

Are you familiar with the term snooping?

0 Answers   Intel,

---