What happens to delay if you increase load capacitance?
Answer / shashank agarwal
Since delay=f*C*Vdd^2, delay increases with the increase in the load capacitance
| Is This Answer Correct ? | 1 Yes | 1 No |
How logical gates are controlled by boolean logic?
What are the steps involved in preventing the metastability?
How does a pn junction works?
why is the number of gate inputs to CMOS gates usually limited to four?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
What happens to delay if we include a resistance at the output of a CMOS circuit?
Implement a 2 I/P and gate using Tran gates?
Explain the various MOSFET Capacitances & their significance ?
What is charge sharing?
2 Answers Cypress Semiconductor, Intel,
Explain the three regions of operation of a mosfet.
Why do we use a Clock tree?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?