What happens to delay if we include a resistance at the output of a CMOS circui

What happens to delay if we include a resistance at the
output of a CMOS circuit?

Question Posted / shilpa

What happens to delay if we include a resistance at the output of a CMOS circuit?..

Answer / madhu

delay increases

Is This Answer Correct ?

22 Yes

0 No

More VLSI Interview Questions

Are you familiar with VHDL and/or Verilog?

Working of a 2-stage OPAMP?

Mention what are three regions of operation of mosfet and how are they used?

what is Slack?

If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?

Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

What is Body Effect?

What are the main issues associated with multiprocessor caches and how might you solve them?

In what cases do you need to double clock a signal before presenting it to a synchronous state machine?

Explain how binary number can give a signal or convert into a digital signal?

Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.

what is Channel length modulation?

For more VLSI Interview Questions Click Here