What happens to delay if we include a resistance at the
output of a CMOS circuit?



What happens to delay if we include a resistance at the output of a CMOS circuit?..

Answer / madhu

delay increases

Is This Answer Correct ?    22 Yes 0 No

Post New Answer

More VLSI Interview Questions

While using logic design, explain the various steps that r followed to obtain the desirable design in a well defined manner?

1 Answers   Intel,


Explain ASIC Design Flow?

2 Answers   Intel, JK Associates, Mind Tree,


What are the two types of noise of MOSFET, how to eliminate them?(Thermal and Flicker).

4 Answers   Analog Devices,


Write a pseudo code for sorting the numbers in an array?

2 Answers   Intel,


Differences between Array and Booth Multipliers?

0 Answers   Intel,






What are the main issues associated with multiprocessor caches and how might you solve them?

1 Answers   Intel,


What happens if we use an Inverter instead of the Differential Sense Amplifier?

0 Answers   Infosys,


Explain the operation of a 6T-SRAM cell?

0 Answers   Intel,


Explain the working of Insights of a pass gate ?

0 Answers   Intel,


What are the total number of lines written by you in C/C++? What compiler was used?

1 Answers   Intel, Zensar,


How do you size NMOS and PMOS transistors to increase the threshold voltage?

0 Answers   Infosys,


For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?

0 Answers   Intel,


Categories