Answer / narendra

issue : Cache coherency or Data coherency. The problem is
all the processors cache should have exactly the same
shared data (cohenrent data). and there are races possible
with multiprocessors.

possible solution: use one central cache controller which
will get all the read/write requests from all the
processors and peripherals so that it can make sure there
are no races and cache coherency is maintained.

Describe the various effects of scaling?

0 Answers   Infosys,

---

Why do we need both PMOS and NMOS transistors to implement a pass gate?

3 Answers   INEL, Intel,

---

What types of CMOS memories have you designed? What were their size? Speed?

0 Answers   Intel, Wipro,

---

What are the main issues associated with multiprocessor caches and how might you solve them?

0 Answers   Intel,

---

How to find the read failiure probablity in SRAM?

2 Answers  

---

What happens to delay if you increase load capacitance?

1 Answers   Google,

---

Explain about stuck at fault models, scan design, BIST and IDDQ testing?

3 Answers   Intel,

---

What are the Factors affecting Power Consumption on a chip?

0 Answers   Intel,

---

Explain what is slack?

0 Answers  

---

For f = AB+CD if B is S-a-1, what r the test vectors needed to detect the fault?

5 Answers   Intel,

---

What happens to delay if you increase load capacitance?

3 Answers   Infosys,

---

Explain why & how a MOSFET works?

2 Answers   Infosys,

---