Answer / narendra

issue : Cache coherency or Data coherency. The problem is
all the processors cache should have exactly the same
shared data (cohenrent data). and there are races possible
with multiprocessors.

possible solution: use one central cache controller which
will get all the read/write requests from all the
processors and peripherals so that it can make sure there
are no races and cache coherency is maintained.

What is the difference between nmos and pmos technologies?

0 Answers  

---

Explain Basic Stuff related to Perl?

0 Answers   Intel,

---

What are the different types of skews used in vlsi?

1 Answers  

---

Implement a function with both ratioes and domino logic and merits and demerits of each logic?

0 Answers   Intel,

---

How do you size NMOS and PMOS transistors to increase the threshold voltage?

0 Answers   Infosys,

---

What is Body Effect?

0 Answers   CG CoreEL, Cisco, TA,

---

Define threshold voltage?

32 Answers   College School Exams Tests, Intel, JHG, Wipro,

---

What is Cross Talk?

4 Answers   Intel,

---

what is SCR (Silicon Controlled Rectifier)?

0 Answers  

---

Are you familiar with the term snooping?

0 Answers   Intel,

---

How do you size NMOS and PMOS transistors to increase the threshold voltage?

4 Answers  

---

What does it mean “the channel is pinched off”?

0 Answers  

---