Interested to Buy Any Domain ? << Click Here >> for more details...
What are the limitations in increasing the power supply to
reduce delay?
- 2 Answers
- 13461 Views
- Infosys, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / arpan
increasing vdd increeases power dissipation as
switching power = c vdd**2 f
also at submicron level , increasing vdd amy lead to hgh
feild in the device....leading to its failure
| Is This Answer Correct ? | 10 Yes | 0 No |
Answer / narasimha reddy d l
power supply is directly praportional to the sub-micron
leakage current so if Vdd increases the leakage current
will increases
| Is This Answer Correct ? | 1 Yes | 2 No |
What is look up table in vlsi?
Explain what is multiplexer?
How logical gates are controlled by boolean logic?
What are the different gates where boolean logic are applicable?
what is a sequential circuit?
Have you studied buses? What types?
WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF VLSI CIRCUIT?
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
What does it mean “the channel is pinched off”?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
Explain various adders and difference between them?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
86 Family 
