What are set up time & hold time constraints? What do they
signify?
Answers were Sorted based on User's Feedback
Answer / guest
Setup time: Time before the active clock edge of the
flipflop, the input should be stable. If the signal changes
state during this interval, the output of that flipflop
cann't be predictable (called metastable).
Hold Time: The after the active clock edge of the flipflop,
the input should be stable. If the signal changes during
this interval, the output of that flipflop cann't be
predictable (called metastable).
| Is This Answer Correct ? | 51 Yes | 4 No |
Answer / arpan
Setup time is the min time before the active edge of the
clock that the data gets stable. If the setup time is
violated then the logic enters into a metastable state. We
can say that setup time is violated when the logic is too
slow compare to clock. So, whenever we do simulations we do
setup time calculation in worst case. Since, in worst case
data changes too late. So, if the design passes the worst
case setup time, then its proper.
Hold time is the min time after the active edge of the clock
that the data should remain stable. Logic will also enter
into the metastable state if hold time is violated. We can
say hold violation occurs when the logic is too fast. So,
whenever we do simulation for hold time calculation we do in
best case since in best case data is changed too early. So,
if the design passes best case hold time, then its proper.
| Is This Answer Correct ? | 2 Yes | 0 No |
Answer / raghavendra
the setup and hold time constraints are
1.constraint for setup time:the data and clock should be available at the same time
2.constraint for hold time:the data should not change after clock tick.
they signify the correctness of the signal
| Is This Answer Correct ? | 3 Yes | 12 No |
Explain the working of 4-bit Up/down Counter?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
What is Body Effect?
0 Answers CG CoreEL, Cisco, TA,
What happens to delay if you increase load capacitance?
Design an 8 is to 3 encoder using 4 is to encoder?
What is the function of chain reordering?
How many bit combinations are there in a byte?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
What is clock feed through?
What types of high speed CMOS circuits have you designed?
Are you familiar with the term snooping?
Write a pseudo code for sorting the numbers in an array?