Answer / guest

Setup time: Time before the active clock edge of the
flipflop, the input should be stable. If the signal changes
state during this interval, the output of that flipflop
cann't be predictable (called metastable).

Hold Time: The after the active clock edge of the flipflop,
the input should be stable. If the signal changes during
this interval, the output of that flipflop cann't be
predictable (called metastable).

Answer / arpan

Setup time is the min time before the active edge of the
clock that the data gets stable. If the setup time is
violated then the logic enters into a metastable state. We
can say that setup time is violated when the logic is too
slow compare to clock. So, whenever we do simulations we do
setup time calculation in worst case. Since, in worst case
data changes too late. So, if the design passes the worst
case setup time, then its proper.
Hold time is the min time after the active edge of the clock
that the data should remain stable. Logic will also enter
into the metastable state if hold time is violated. We can
say hold violation occurs when the logic is too fast. So,
whenever we do simulation for hold time calculation we do in
best case since in best case data is changed too early. So,
if the design passes best case hold time, then its proper.

Answer / raghavendra

the setup and hold time constraints are
1.constraint for setup time:the data and clock should be available at the same time
2.constraint for hold time:the data should not change after clock tick.

they signify the correctness of the signal

What is the function of enhancement mode transistor?

0 Answers  

---

What's the price in 1K quantity?

0 Answers   Wipro,

---

What is the difference between synchronous and asynchronous reset?

0 Answers  

---

What are the main issues associated with multiprocessor caches and how might you solve them?

1 Answers   Intel,

---

What is the difference between cmos and bipolar technologies?

0 Answers  

---

For a 0.18um and 0.8um technology MOSFET, which has a higher cutoff frequency?

2 Answers  

---

Explain the usage of the shared SPI bus?

1 Answers  

---

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.

0 Answers   Infosys,

---

What is Fowler-Nordheim Tunneling?

2 Answers   Intel,

---

Explain the working of differential sense amplifier?

1 Answers  

---

Insights of a 2 input NOR gate. Explain the working?

1 Answers   Infosys, Intel,

---

why is the number of gate inputs to CMOS gates usually limited to four?

0 Answers  

---