What are set up time & hold time constraints? What do they
Answers were Sorted based on User's Feedback
Answer / guest
Setup time: Time before the active clock edge of the
flipflop, the input should be stable. If the signal changes
state during this interval, the output of that flipflop
cann't be predictable (called metastable).
Hold Time: The after the active clock edge of the flipflop,
the input should be stable. If the signal changes during
this interval, the output of that flipflop cann't be
predictable (called metastable).
|Is This Answer Correct ?||51 Yes||4 No|
Answer / arpan
Setup time is the min time before the active edge of the
clock that the data gets stable. If the setup time is
violated then the logic enters into a metastable state. We
can say that setup time is violated when the logic is too
slow compare to clock. So, whenever we do simulations we do
setup time calculation in worst case. Since, in worst case
data changes too late. So, if the design passes the worst
case setup time, then its proper.
Hold time is the min time after the active edge of the clock
that the data should remain stable. Logic will also enter
into the metastable state if hold time is violated. We can
say hold violation occurs when the logic is too fast. So,
whenever we do simulation for hold time calculation we do in
best case since in best case data is changed too early. So,
if the design passes best case hold time, then its proper.
|Is This Answer Correct ?||2 Yes||0 No|
Answer / raghavendra
the setup and hold time constraints are
1.constraint for setup time:the data and clock should be available at the same time
2.constraint for hold time:the data should not change after clock tick.
they signify the correctness of the signal
|Is This Answer Correct ?||3 Yes||12 No|
Insights of a 2 input NAND gate. Explain the working?
What are the ways to Optimize the Performance of a Difference Amplifier?
What types of CMOS memories have you designed? What were their size? Speed?
What is a D-latch? Write the VHDL Code for it?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
Tell me how MOSFET works.
Explain Cross section of a PMOS transistor?
Draw a 6-T SRAM Cell and explain the Read and Write operations
What is the difference between fifo and the memory?
How do you detect a sequence of "1101" arriving serially from a signal line?
What was your role in the silicon evaluation or product ramp? What tools did you use?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.