Interested to Buy Any Domain ? << Click Here >> for more details...
What are set up time & hold time constraints? What do they
signify?
- 3 Answers
- 17627 Views
- I also Faced
- E-Mail Answers
Answer Posted / raghavendra
the setup and hold time constraints are
1.constraint for setup time:the data and clock should be available at the same time
2.constraint for hold time:the data should not change after clock tick.
they signify the correctness of the signal
| Is This Answer Correct ? | 3 Yes | 12 No |
Post New Answer View All Answers
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
what is the difference between the TTL chips and CMOS chips?
what is multiplexer?
What products have you designed which have entered high volume production?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
Explain the operation considering a two processor computer system with a cache for each processor.
What are the steps involved in preventing the metastability?
What are the ways to Optimize the Performance of a Difference Amplifier?
Mention what are the different gates where Boolean logic are applicable?
How can you construct both PMOS and NMOS on a single substrate?
What are the different classification of the timing control?
Tell me how MOSFET works.
why is the number of gate inputs to CMOS gates usually limited to four?
Mention what are the two types of procedural blocks in Verilog?
what is a sequential circuit?
