Interested to Buy Any Domain ? << Click Here >> for more details...
What are set up time & hold time constraints? What do they
signify?
- 3 Answers
- 17806 Views
- I also Faced
- E-Mail Answers
Answer Posted / raghavendra
the setup and hold time constraints are
1.constraint for setup time:the data and clock should be available at the same time
2.constraint for hold time:the data should not change after clock tick.
they signify the correctness of the signal
| Is This Answer Correct ? | 3 Yes | 12 No |
Post New Answer View All Answers
What are the different design techniques required to create a layout for digital circuits?
What are the different classification of the timing control?
Explain the Charge Sharing problem while sampling data from a Bus?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
What is the critical path in a SRAM?
What is the function of tie-high and tie-low cells?
Explain how Verilog is different to normal programming language?
Mention what are the two types of procedural blocks in Verilog?
Explain the operation considering a two processor computer system with a cache for each processor.
How can you model a SRAM at RTL Level?
Mention what are the different gates where Boolean logic are applicable?
Explain the Working of a 2-stage OPAMP?
What are the Factors affecting Power Consumption on a chip?
Explain what is the depletion region?
