For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

Id vs. Vds Characteristics of NMOS and PMOS transistors?

1 Answers   Brillient, Intel, ISRO,


Insights of a Tri-State Inverter?

3 Answers   Intel,


A circuit has 1 input X and 2 outputs A and B. If X = HIGH for 4 clock ticks, A = 1. If X = LOW for 4 clock ticks, B = 1. Draw a state diagram for this Spec?

3 Answers   Intel,


What happens if we increase the number of contacts or via from one metal layer to the next?

1 Answers   Infosys,


If the substrate doping concentration increase, or temperature increases, how will Vt change? it increase or decrease?

1 Answers  






Mention what are the two types of procedural blocks in Verilog?

0 Answers  


What is pipelining and how can we increase throughput using pipelining?

1 Answers   Intel,


You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?

0 Answers   Intel,


What happens to delay if we include a resistance at the output of a CMOS circuit?

1 Answers   Infosys,


What is Cross Talk?

4 Answers   Intel,


Explain the Working of a 2-stage OPAMP?

0 Answers   Intel,


What does the above code synthesize to?

0 Answers   Intel,


Categories