What are set up time & hold time constraints? What do they
signify?
- 3 Answers
- 16183 Views
- I also Faced
- E-Mail Answers
Answer Posted / guest
Setup time: Time before the active clock edge of the
flipflop, the input should be stable. If the signal changes
state during this interval, the output of that flipflop
cann't be predictable (called metastable).
Hold Time: The after the active clock edge of the flipflop,
the input should be stable. If the signal changes during
this interval, the output of that flipflop cann't be
predictable (called metastable).
| Is This Answer Correct ? | 51 Yes | 4 No |
Post New Answer View All Answers
what is the use of defpararm?
What are the main issues associated with multiprocessor caches and how might you solve them?
What is the critical path in a SRAM?
Give the cross-sectional diagram of the cmos.
How does Vbe and Ic change with temperature?
Are you familiar with the term MESI?
Explain Basic Stuff related to Perl?
What is Noise Margin? Explain the procedure to determine Noise Margin?
Draw the stick diagram of a NOR gate. Optimize it
What are the various regions of operation of mosfet? How are those regions used?
How can you construct both PMOS and NMOS on a single substrate?
Explain the Various steps in Synthesis?
What is the main function of metastability in vsdl?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
Explain various adders and difference between them?
