Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD

0 Answers   Infosys,


What is the purpose of having depletion mode device?

0 Answers  


What is look up table in vlsi?

0 Answers  


What are the total number of lines written by you in C/C++? What compiler was used?

1 Answers   Intel, Zensar,


For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?

0 Answers   Intel,


If not into production, how far did you follow the design and why did not you see it into production?

1 Answers   Intel,


Tell me how MOSFET works.

0 Answers  


what is Slack?

0 Answers  


Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?

0 Answers   Intel,


Give various factors on which threshold voltage depends.

0 Answers  


You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other

0 Answers   Infosys,


For CMOS logic, give the various techniques you know to minimize power consumption

0 Answers   Infosys,


Categories