What are set up time & hold time constraints? What do they
signify?
- 3 Answers
- 16187 Views
- I also Faced
- E-Mail Answers
Answer Posted / arpan
Setup time is the min time before the active edge of the
clock that the data gets stable. If the setup time is
violated then the logic enters into a metastable state. We
can say that setup time is violated when the logic is too
slow compare to clock. So, whenever we do simulations we do
setup time calculation in worst case. Since, in worst case
data changes too late. So, if the design passes the worst
case setup time, then its proper.
Hold time is the min time after the active edge of the clock
that the data should remain stable. Logic will also enter
into the metastable state if hold time is violated. We can
say hold violation occurs when the logic is too fast. So,
whenever we do simulation for hold time calculation we do in
best case since in best case data is changed too early. So,
if the design passes best case hold time, then its proper.
| Is This Answer Correct ? | 2 Yes | 0 No |
Post New Answer View All Answers
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
6-T XOR gate?
What is look up table in vlsi?
Explain sizing of the inverter?
why is the number of gate inputs to CMOS gates usually limited to four?
Explain the Various steps in Synthesis?
Differences between IRSIM and SPICE?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
What are the steps involved in designing an optimal pad ring?
What was your role in the silicon evaluation/product ramp? What tools did you use?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
Why does the present vlsi circuits use mosfets instead of bjts?
How logical gates are controlled by boolean logic?
Insights of a 4bit adder/Sub Circuit?
