Interested to Buy Any Domain ? << Click Here >> for more details...
What are set up time & hold time constraints? What do they
signify?
- 3 Answers
- 17673 Views
- I also Faced
- E-Mail Answers
Answer Posted / arpan
Setup time is the min time before the active edge of the
clock that the data gets stable. If the setup time is
violated then the logic enters into a metastable state. We
can say that setup time is violated when the logic is too
slow compare to clock. So, whenever we do simulations we do
setup time calculation in worst case. Since, in worst case
data changes too late. So, if the design passes the worst
case setup time, then its proper.
Hold time is the min time after the active edge of the clock
that the data should remain stable. Logic will also enter
into the metastable state if hold time is violated. We can
say hold violation occurs when the logic is too fast. So,
whenever we do simulation for hold time calculation we do in
best case since in best case data is changed too early. So,
if the design passes best case hold time, then its proper.
| Is This Answer Correct ? | 2 Yes | 0 No |
Post New Answer View All Answers
What are the ways to Optimize the Performance of a Difference Amplifier?
Draw the SRAM Write Circuitry
what is multiplexer?
What transistor level design tools are you proficient with? What types of designs were they used on?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
What are the steps involved in preventing the metastability?
Cross section of a PMOS transistor?
What is the function of tie-high and tie-low cells?
What is the purpose of having depletion mode device?
What are the different design techniques required to create a layout for digital circuits?
Give the cross-sectional diagram of the cmos.
Explain sizing of the inverter?
What are the different measures that are required to achieve the design for better yield?
What are the main issues associated with multiprocessor caches and how might you solve them?
Working of a 2-stage OPAMP?
