Interested to Buy Any Domain ? << Click Here >> for more details...
What are set up time & hold time constraints? What do they
signify?
- 3 Answers
- 17630 Views
- I also Faced
- E-Mail Answers
Answer Posted / arpan
Setup time is the min time before the active edge of the
clock that the data gets stable. If the setup time is
violated then the logic enters into a metastable state. We
can say that setup time is violated when the logic is too
slow compare to clock. So, whenever we do simulations we do
setup time calculation in worst case. Since, in worst case
data changes too late. So, if the design passes the worst
case setup time, then its proper.
Hold time is the min time after the active edge of the clock
that the data should remain stable. Logic will also enter
into the metastable state if hold time is violated. We can
say hold violation occurs when the logic is too fast. So,
whenever we do simulation for hold time calculation we do in
best case since in best case data is changed too early. So,
if the design passes best case hold time, then its proper.
| Is This Answer Correct ? | 2 Yes | 0 No |
Post New Answer View All Answers
Draw the stick diagram of a NOR gate. Optimize it
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
What is the purpose of having depletion mode device?
Differences between IRSIM and SPICE?
Explain what is multiplexer?
What does the above code synthesize to?
Tell me how MOSFET works.
What are the main issues associated with multiprocessor caches and how might you solve them?
Explain how logical gates are controlled by Boolean logic?
what is SCR (Silicon Controlled Rectifier)?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
Explain various adders and difference between them?
what is verilog?
Explain depletion region.
For CMOS logic, give the various techniques you know to minimize power consumption
