Answer / punithajosephine

when we give forward bias, pn junction conducts the
currentfrom -ve to +ve.at reverse bias, it doesn't work.

Answer / arjun_r

When a P-type material and an N-type material are put together, The electrons from N side go to P side and holes from P side go to N side forming a depletion region at the junction. This junction develops a voltage which is dependent on the doping concentration. Now, the free electrons on N-Side require more energy to cross the depletion region. A +Ve voltage applied across the diode(Also called forward bias) can supply this energy.
When a -Ve voltage is applied, it will result in free carriers being pulled away from the depletion region thereby increasing its width. Hence, it will allow the current to pass only in one direction(i.e. when a +ve voltage is applied).

Explain how logical gates are controlled by Boolean logic?

1 Answers  

---

Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

0 Answers   Intel,

---

6-T XOR gate?

1 Answers   Intel,

---

why is the number of gate inputs to CMOS gates usually limited to four?

1 Answers  

---

If not into production, how far did you follow the design and why did not you see it into production?

1 Answers   Intel,

---

what is the difference between the testing and verification?

1 Answers   Intel,

---

How does a Bandgap Voltage reference work?

1 Answers  

---

Why is Extraction performed?

1 Answers   Intel,

---

What was your role in the silicon evaluation/product ramp? What tools did you use?

1 Answers   Intel,

---

Explain the working of Insights of a pass gate ?

1 Answers   Intel,

---

Which gate is normally preferred while implementing circuits using CMOS logic, NAND or NOR? Why?

13 Answers   Intel,

---

Explain Clock Skew?

6 Answers   Intel, nvidia,

---