Interested to Buy Any Domain ? << Click Here >> for more details...
Have you studied pipelining? List the 5 stages of a 5 stage
pipeline. Assuming 1 clock per stage, what is the latency of
an instruction in a 5 stage machine? What is the throughput
of this machine ?
- 4 Answers
- 14265 Views
- Intel, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / mallikarjun patil
I have worked on design consit of 5 stage pipeline
processor.
With 5 stage pipeline it takes minimum 5 clock cycle to to
execute a instuction. So latency of instuction is5 clock
cycles.
Through put is one instruction per clock cycle + initial
overhed of 4 clock cycle
| Is This Answer Correct ? | 27 Yes | 3 No |
Answer / 12345678
1.Instruction fetch
2.decode instruction and read register files
3.execute
4.data to access from memory
5.write back
throughput is the total amount of work done in a given time,
| Is This Answer Correct ? | 21 Yes | 9 No |
Answer / kiran chowdary
Throughput is 1 instruction/clock cycle. It is a dumb answer to say the latency as 5 cycles. It is pipelined architecture. Only during initial time it takes 5 cycles to fetch and all that. Later on all executions are pipelined so it takes only 1 cycle to execute one instruction unless there is any blocking activity like memory write back etc.
| Is This Answer Correct ? | 6 Yes | 8 No |
Answer / manju
the steps are same as mentioned in the above thread jus
putting these in proper order.
1.Instruction fetch
2.decode instruction and read register files
3.data to access from memory
4.execute
5.write back
please correct if it is wrong.
| Is This Answer Correct ? | 1 Yes | 12 No |
Differences between DRAM and SRAM?
14 Answers Infosys, Intel, University, Wipro,
Design an 8 is to 3 encoder using 4 is to encoder?
Implement D flip-flop with a couple of latches? Write a VHDL Code for a D flip-flop?
What are the Factors affecting Power Consumption on a chip?
What is SPICE?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Differences between D-Latch and D flip-flop?
17 Answers AIT, Intel, Sibridge Technologies,
For f = AB+CD if B is S-a-1, what r the test vectors needed to detect the fault?
Are you familiar with the term MESI?
Implement F= not (AB+CD) using CMOS gates?
What is Body Effect?
0 Answers CG CoreEL, Cisco, TA,
What are the steps involved in preventing the metastability?
86 Family 
