Have you studied pipelining? List the 5 stages of a 5 stage
pipeline. Assuming 1 clock per stage, what is the latency of
an instruction in a 5 stage machine? What is the throughput
of this machine ?
Answer Posted / mallikarjun patil
I have worked on design consit of 5 stage pipeline
processor.
With 5 stage pipeline it takes minimum 5 clock cycle to to
execute a instuction. So latency of instuction is5 clock
cycles.
Through put is one instruction per clock cycle + initial
overhed of 4 clock cycle
| Is This Answer Correct ? | 27 Yes | 3 No |
Post New Answer View All Answers
what is a sequential circuit?
Explain various adders and difference between them?
What is the function of tie-high and tie-low cells?
Draw a 6-T SRAM Cell and explain the Read and Write operations
What are the steps involved in designing an optimal pad ring?
How about voltage source?
Explain the Various steps in Synthesis?
What are the different design techniques required to create a layout for digital circuits?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
Give the cross-sectional diagram of the cmos.
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
What is the purpose of having depletion mode device?
What are the various regions of operation of mosfet? How are those regions used?