Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

Have you studied pipelining? List the 5 stages of a 5 stage
pipeline. Assuming 1 clock per stage, what is the latency of
an instruction in a 5 stage machine? What is the throughput
of this machine ?

Answer Posted / mallikarjun patil

I have worked on design consit of 5 stage pipeline
processor.

With 5 stage pipeline it takes minimum 5 clock cycle to to
execute a instuction. So latency of instuction is5 clock
cycles.

Through put is one instruction per clock cycle + initial
overhed of 4 clock cycle

Is This Answer Correct ?    27 Yes 3 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

what is a sequential circuit?

1170


Explain various adders and difference between them?

1209


What is the function of tie-high and tie-low cells?

1088


Draw a 6-T SRAM Cell and explain the Read and Write operations

1289


What are the steps involved in designing an optimal pad ring?

1172


How about voltage source?

2267


Explain the Various steps in Synthesis?

3279


What are the different design techniques required to create a layout for digital circuits?

1042


What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

3267


What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?

2442


What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?

1337


Give the cross-sectional diagram of the cmos.

1000


Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

1663


What is the purpose of having depletion mode device?

1049


What are the various regions of operation of mosfet? How are those regions used?

1140