Interested to Buy Any Domain ? << Click Here >> for more details...
Have you studied pipelining? List the 5 stages of a 5 stage
pipeline. Assuming 1 clock per stage, what is the latency of
an instruction in a 5 stage machine? What is the throughput
of this machine ?
- 4 Answers
- 14113 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / mallikarjun patil
I have worked on design consit of 5 stage pipeline
processor.
With 5 stage pipeline it takes minimum 5 clock cycle to to
execute a instuction. So latency of instuction is5 clock
cycles.
Through put is one instruction per clock cycle + initial
overhed of 4 clock cycle
| Is This Answer Correct ? | 27 Yes | 3 No |
Post New Answer View All Answers
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Draw a CMOS Inverter. Explain its transfer characteristics
Why does the present vlsi circuits use mosfets instead of bjts?
Differences between IRSIM and SPICE?
Basic Stuff related to Perl?
For CMOS logic, give the various techniques you know to minimize power consumption
Insights of a 4bit adder/Sub Circuit?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
what are three regions of operation of MOSFET and how are they used?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
What are the different design constraints occur in the synthesis phase?
What types of CMOS memories have you designed? What were their size? Speed?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
How binary number can give a signal or convert into a digital signal?
What is the difference between synchronous and asynchronous reset?
