In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
Answer / Nawman Nazim
'timescale 1 ns/ 1 ps' in Verilog code sets the time unit to be 1 nanosecond (ns) and 1 picosecond (ps), respectively. This means that a delay of '10' would represent 10 nanoseconds, while '10ps' would represent 10 picoseconds.
| Is This Answer Correct ? | 0 Yes | 0 No |
What is component binding?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
What are the changes that are provided to meet design power targets?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
What?s the difference between Testing & Verification?
Are you familiar with the term MESI?
why is the number of gate inputs to CMOS gates usually limited to four?
Factors affecting Power Consumption on a chip?
what is verilog?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
What is interrupt latency?