In Verilog code what does “timescale 1 ns/ 1 ps” signifies?



In Verilog code what does “timescale 1 ns/ 1 ps” signifies?..

Answer / Nawman Nazim

'timescale 1 ns/ 1 ps' in Verilog code sets the time unit to be 1 nanosecond (ns) and 1 picosecond (ps), respectively. This means that a delay of '10' would represent 10 nanoseconds, while '10ps' would represent 10 picoseconds.

Is This Answer Correct ?    0 Yes 0 No

Post New Answer

More VLSI Interview Questions

What is component binding?

2 Answers   Intel,


How do you size NMOS and PMOS transistors to increase the threshold voltage?

4 Answers  


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.

1 Answers   Infosys,


What are the changes that are provided to meet design power targets?

1 Answers  


Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)

1 Answers   Infosys,


What?s the difference between Testing & Verification?

6 Answers   Infosys,


Are you familiar with the term MESI?

1 Answers   Intel,


why is the number of gate inputs to CMOS gates usually limited to four?

1 Answers  


Factors affecting Power Consumption on a chip?

7 Answers   Intel,


what is verilog?

1 Answers  


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.

1 Answers   Infosys,


What is interrupt latency?

3 Answers  


Categories