In Verilog code what does “timescale 1 ns/ 1 ps” signifies?

Question Posted / ranjana yadav

No Answer is Posted For this Question
Be the First to Post Answer

More VLSI Interview Questions

What is the depletion region?

Id vs. Vds Characteristics of NMOS and PMOS transistors?

Explain the working of Insights of a pass gate ?

Explain about stuck at fault models, scan design, BIST and IDDQ testing?

what is the difference between the TTL chips and CMOS chips?

What happens if we delay the enabling of Clock signal?

Implement a 2 I/P and gate using Tran gates?

Implement a function with both ratioes and domino logic and merits and demerits of each logic?

What are the changes that are provided to meet design power targets?

What are the various regions of operation of mosfet? How are those regions used?

For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?

Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

For more VLSI Interview Questions Click Here