Calculate rise delay of a 3-input NAND gate driving a
3-input NOR gate through a 6mm long and 0.45m wide metal
wire with sheet resistance R = 0.065 / and Cpermicron=
0.25 fF/m. The resistance and capacitance of the unit NMOS
are 6.5k and 2.5fF. Use a 3 segment -model for the wire.
Consider PMOS and NMOS size of reference inverter as 2 and 1
respectively. Use appropriate sizing for the NAND and NOR gate.


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

Differences between netlist of HSPICE and Spectre?

1 Answers   Intel,


Insights of a 2 input NOR gate. Explain the working?

1 Answers   Infosys, Intel,


What products have you designed which have entered high volume production?

0 Answers   Intel,


Implement D flip-flop with a couple of latches? Write a VHDL Code for a D flip-flop?

6 Answers   Intel,


Explain how Verilog is different to normal programming language?

0 Answers  






what is multiplexer?

0 Answers  


Why do we need both PMOS and NMOS transistors to implement a pass gate?

3 Answers   INEL, Intel,


What is clock feed through?

2 Answers   Intel,


For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?

0 Answers   Intel,


What happens if we use an Inverter instead of the Differential Sense Amplifier?

0 Answers   Infosys,


What is FPGA?

7 Answers   Intel,


In what cases do you need to double clock a signal before presenting it to a synchronous state machine?

1 Answers   Intel,


Categories