Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


A circuit has 1 input X and 2 outputs A and B. If X = HIGH
for 4 clock ticks, A = 1. If X = LOW for 4 clock ticks, B =
1. Draw a state diagram for this Spec?

Answers were Sorted based on User's Feedback



A circuit has 1 input X and 2 outputs A and B. If X = HIGH for 4 clock ticks, A = 1. If X = LOW for..

Answer / user

PS X NS A B
S0 0 S1 0 0
S0 1 S2 0 0
S1 0 S3 0 0
S1 1 S2 0 0
S2 0 S1 0 0
S2 1 S4 0 0
S3 0 S5 0 0
S3 1 S2 0 0
S4 0 S1 0 0
S4 1 S6 0 0
S5 0 S5 0 1
S5 1 S2 0 0
S6 0 S1 0 0
S6 1 S6 1 0

Is This Answer Correct ?    5 Yes 1 No

A circuit has 1 input X and 2 outputs A and B. If X = HIGH for 4 clock ticks, A = 1. If X = LOW for..

Answer / amit malik

Output Swept
------------------------
PS X NS A B
S0 0 S1 0 0
S0 1 S2 0 0
S1 0 S3 0 0
S1 1 S2 0 0
S2 0 S1 0 0
S2 1 S4 0 0
S3 0 S5 0 0
S3 1 S2 0 0
S4 0 S1 0 0
S4 1 S6 0 0
S5 0 S1 0 1
S5 1 S2 0 0
S6 0 S1 0 0
S6 1 S2 1 0

Is This Answer Correct ?    4 Yes 4 No

A circuit has 1 input X and 2 outputs A and B. If X = HIGH for 4 clock ticks, A = 1. If X = LOW for..

Answer / techie

PS X NS A B
S0 0 S1 0 0
S0 1 S2 0 0
S1 0 S3 0 0
S1 1 S2 0 0
S2 0 S1 0 0
S2 1 S4 0 0
S3 0 S5 0 0
S3 1 S2 0 0
S4 0 S1 0 0
S4 1 S6 0 0
S5 0 S0 0 1
S5 1 S2 0 0
S6 0 S1 0 0
S6 1 S0 1 0
This would be for non overlapping sequence. The above post correctly captrued overlapping sequence.

Is This Answer Correct ?    1 Yes 1 No

Post New Answer

More VLSI Interview Questions

What are the changes that are provided to meet design power targets?

0 Answers  


Explain what is the depletion region?

0 Answers  


For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?

3 Answers   Intel,


Are you familiar with VHDL and/or Verilog?

17 Answers   Intel,


Explain various adders and difference between them?

0 Answers   Intel,


Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

0 Answers   Infosys,


For CMOS logic, give the various techniques you know to minimize power consumption

0 Answers   Infosys,


Explain the operation of a 6T-SRAM cell?

0 Answers   Intel,


Explain the working of Insights of a pass gate ?

0 Answers   Intel,


Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers

0 Answers   Infosys,


Why do we use a Clock tree?

3 Answers   Intel,


What are the different gates where boolean logic are applicable?

0 Answers  


Categories