Answer / daud

when the Vds becomes greater than Vgs-Vt, the channel near drains becomes depleted and effective channel length reduces. This in effect reduces the resistance of channel as the drain voltage increases. This effect is called channel length modulation

Answer / arjun

Ideally, In Saturation region, Ids is independent of Vds.
But the reverse biased junction between the drain and body forms a depletion region of width Ld which increases with Vds(= Vdb).

This increase in the depletion region width will decrease the size of the channel.
L(eff) = L(actual) - Ld.
With the increase in Vds, The effective channel length decreases which means higher current.
This is important because it reduces the gain of the amplifier

Tell me how BJT works.

2 Answers  

---

Explain the concept of a Clock Divider Circuit? Write a VHDL code for the same?

3 Answers   Intel,

---

Implement F = AB+C using CMOS gates?

2 Answers   Intel,

---

In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?

0 Answers  

---

Cross section of a PMOS transistor?

0 Answers   Intel,

---

What products have you designed which have entered high volume production?

1 Answers   Intel,

---

Explain the sizing of the inverter?

1 Answers   Intel,

---

Suppose you have a combinational circuit between two registers driven by a clock. What will you do if the delay of the combinational circuit is greater than your clock signal? (You can't resize the combinational circuit transistors)

6 Answers  

---

Explain the operation considering a two processor computer system with a cache for each processor.

0 Answers   Intel,

---

Differences between DRAM and SRAM?

14 Answers   Infosys, Intel, University, Wipro,

---

What's the price in 1K quantity?

0 Answers   Wipro,

---

What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus

0 Answers   Infosys,

---