what is Channel length modulation?
Answers were Sorted based on User's Feedback
Answer / daud
when the Vds becomes greater than Vgs-Vt, the channel near drains becomes depleted and effective channel length reduces. This in effect reduces the resistance of channel as the drain voltage increases. This effect is called channel length modulation
Is This Answer Correct ? | 1 Yes | 0 No |
Answer / arjun
Ideally, In Saturation region, Ids is independent of Vds.
But the reverse biased junction between the drain and body forms a depletion region of width Ld which increases with Vds(= Vdb).
This increase in the depletion region width will decrease the size of the channel.
L(eff) = L(actual) - Ld.
With the increase in Vds, The effective channel length decreases which means higher current.
This is important because it reduces the gain of the amplifier
Is This Answer Correct ? | 0 Yes | 0 No |
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Explain Basic Stuff related to Perl?
What is clock feed through?
Why do we use a Clock tree?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
How to improve these parameters? (Cascode topology, use long channel transistors)
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
If the current thru the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
What is the most complicated/valuable program you written in C/C++?
23 Answers HCL, IBM, Intel, TCS, TVS, Wipro,
If not into production, how far did you follow the design and why did not you see it into production?
Differences between Array and Booth Multipliers?