How can you model a SRAM at RTL Level?

Question Posted / shilpa

No Answer is Posted For this Question
Be the First to Post Answer

More VLSI Interview Questions

Cross section of a PMOS transistor?

What is a linked list? Explain the 2 fields in a linked list?

How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?

Id vs. Vds Characteristics of NMOS and PMOS transistors?

What is Cross Talk?

what is Early effects and their physical origin.

How about voltage source?

Explain the difference between write through and write back cache.

Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

What are the different design constraints occur in the synthesis phase?

What is Noise Margin? Explain the procedure to determine Noise Margin?

How does Vbe and Ic change with temperature?

For more VLSI Interview Questions Click Here