Have you studied pipelining? List the 5 stages of a 5 stage
pipeline. Assuming 1 clock per stage, what is the latency of
an instruction in a 5 stage machine? What is the throughput
of this machine ?
Answer Posted / manju
the steps are same as mentioned in the above thread jus
putting these in proper order.
1.Instruction fetch
2.decode instruction and read register files
3.data to access from memory
4.execute
5.write back
please correct if it is wrong.
| Is This Answer Correct ? | 1 Yes | 12 No |
Post New Answer View All Answers
What are the ways to Optimize the Performance of a Difference Amplifier?
Explain what is scr (silicon controlled rectifier)?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Mention what are the two types of procedural blocks in Verilog?
Explain how Verilog is different to normal programming language?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Are you familiar with the term MESI?
What types of high speed CMOS circuits have you designed?
Draw the Layout of an Inverter?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
What are the different gates where boolean logic are applicable?
Give various factors on which threshold voltage depends.
Implement a function with both ratioes and domino logic and merits and demerits of each logic?