Interested to Buy Any Domain ? << Click Here >> for more details...
Have you studied pipelining? List the 5 stages of a 5 stage
pipeline. Assuming 1 clock per stage, what is the latency of
an instruction in a 5 stage machine? What is the throughput
of this machine ?
- 4 Answers
- 14118 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / kiran chowdary
Throughput is 1 instruction/clock cycle. It is a dumb answer to say the latency as 5 cycles. It is pipelined architecture. Only during initial time it takes 5 cycles to fetch and all that. Later on all executions are pipelined so it takes only 1 cycle to execute one instruction unless there is any blocking activity like memory write back etc.
| Is This Answer Correct ? | 6 Yes | 8 No |
Post New Answer View All Answers
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Explain how MOSFET works?
How about voltage source?
Are you familiar with the term snooping?
Explain what is scr (silicon controlled rectifier)?
Explain what is multiplexer?
Why does the present vlsi circuits use mosfets instead of bjts?
What is Noise Margin? Explain the procedure to determine Noise Margin?
Explain the Working of a 2-stage OPAMP?
Explain about 6-T XOR gate?
Explain the three regions of operation of a mosfet.
Insights of a 4bit adder/Sub Circuit?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
