Have you studied pipelining? List the 5 stages of a 5 stage
pipeline. Assuming 1 clock per stage, what is the latency of
an instruction in a 5 stage machine? What is the throughput
of this machine ?
- 4 Answers
- 12519 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / kiran chowdary
Throughput is 1 instruction/clock cycle. It is a dumb answer to say the latency as 5 cycles. It is pipelined architecture. Only during initial time it takes 5 cycles to fetch and all that. Later on all executions are pipelined so it takes only 1 cycle to execute one instruction unless there is any blocking activity like memory write back etc.
| Is This Answer Correct ? | 6 Yes | 8 No |
Post New Answer View All Answers
what is a sequential circuit?
How binary number can give a signal or convert into a digital signal?
Explain how MOSFET works?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What transistor level design tools are you proficient with? What types of designs were they used on?
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Explain the Various steps in Synthesis?
What is the difference between cmos and bipolar technologies?
What is the function of tie-high and tie-low cells?
Explain depletion region.
What are the ways to Optimize the Performance of a Difference Amplifier?
