Interested to Buy Any Domain ? << Click Here >> for more details...
Have you studied pipelining? List the 5 stages of a 5 stage
pipeline. Assuming 1 clock per stage, what is the latency of
an instruction in a 5 stage machine? What is the throughput
of this machine ?
- 4 Answers
- 14096 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / kiran chowdary
Throughput is 1 instruction/clock cycle. It is a dumb answer to say the latency as 5 cycles. It is pipelined architecture. Only during initial time it takes 5 cycles to fetch and all that. Later on all executions are pipelined so it takes only 1 cycle to execute one instruction unless there is any blocking activity like memory write back etc.
| Is This Answer Correct ? | 6 Yes | 8 No |
Post New Answer View All Answers
How does Vbe and Ic change with temperature?
what is the difference between the TTL chips and CMOS chips?
Explain about 6-T XOR gate?
What is the function of enhancement mode transistor?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
What is the difference between synchronous and asynchronous reset?
What are the main issues associated with multiprocessor caches and how might you solve them?
Differences between Array and Booth Multipliers?
How to improve these parameters? (Cascode topology, use long channel transistors)
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
Explain what is scr (silicon controlled rectifier)?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
Cross section of a PMOS transistor?
Explain the operation of a 6T-SRAM cell?
