Have you studied buses? What types?
Answers were Sorted based on User's Feedback
Answer / arpit raj
Buses are divided into three subassemblies:
The address bus transports memory addresses which the
processor wants to access in order to read or write data. It
is a unidirectional bus.
The data bus transfers instructions coming from or going to
the processor. It is a bidirectional bus.
The control bus transports orders and synchonisation signals
coming from the control unit and travelling to all other
hardware components. It is a bidirectional bus, as it also
transmits response signals from the hardware.
There are primary buses which are of two types:
There are generally two buses within a computer:
the internal bus (front-side bus, or FSB for short). The
internal bus allows the processor to communicate with the
system's central memory (the RAM).
the expansion bus (input/output bus) allows various
motherboard components (USB, serial, and parallel ports,
cards inserted in PCI connectors, hard drives, CD-ROM and
CD-RW drives, etc.) to communicate with one another.
However, it is mainly used to add new devices using what are
called expansion slots connected to the input/outpur bus.
| Is This Answer Correct ? | 20 Yes | 0 No |
Answer / ravi
Yes.
1.Memory processor bus= high speed, short length.
2.I/O bus.
3.Backplane bus= General purpose bus ex PCI
| Is This Answer Correct ? | 7 Yes | 6 No |
Answer / amar
High speed processor bus like AHB where CPU , DMA , Memories
sits
Slow peripheral buses for interfacing periphaerals like APB
| Is This Answer Correct ? | 2 Yes | 4 No |
Explain about stuck at fault models, scan design, BIST and IDDQ testing?
Id vs. Vds Characteristics of NMOS and PMOS transistors?
1 Answers Brillient, Intel, ISRO,
Explain the Charge Sharing problem while sampling data from a Bus?
What is the difference between = and == in C?
What types of CMOS memories have you designed? What were their size? Speed?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
What was your role in the silicon evaluation/product ramp? What tools did you use?
What are the different ways in which antenna violation can be prevented?
What is the ideal input and output resistance of a current source?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
What is validation?
What happens to delay if you increase load capacitance?